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A complete Gallium Arsenide Metal Semiconconductor
Field Effect Transistor (GaAs MESFET) model including deep-
level trap effects has been developed, which is far more
accurate than previous equivalent circuit models, for high-
speed applications in linear integrated circuit design.
A new self-backgating GaAs MESFET model, which can
simulate low frequency anomalies, is presented by including
deep-leveltrapeffectswhichcausetransconductance
reduction and the output conductance and the saturation
drain current to increase with the applied signal frequency.
This model has been incorporated into PSPICE and includes a
time dependentI-V curve model,acapacitance model,a
subthreshold current model,an RC network describing the
effective substrate-induced capacitance and resistance, and
a switching resistance providing device symmetry.
An analytical approach is used to derive capacitances
which depend on Vgs and Vds and is one which also includes
thechannel/substratejunctionmodulationbytheself-backgatingeffect.Asubthresholdcurrentmodelis
analytically derived by the mobile charge density from the
parabolic potential distribution in the cut-off region. S-
parameter errors between previous models and measured data
in conventional GaAs MESFET's have been reduced by including
a transit time delay in the transconductances, gm and gds,
by the second order Bessel polynomial approximation. As a
convenient extraction method, a new circuit configuration is
also proposed for extracting simulated S-parameters which
accurately predict measured data. Also, a large-signal GaAs
MESFET modelfor performing nonlinear microwave circuit
simulations is described.
As a linear IC design vehicle for demonstrating the
utility of the model, a 3-stage GaAs operational amplifier
has been designed and also has been fabricated with results
of a 35 dB open-loop gain at high frequencies and a 4 GHz
gain bandwidth product by a conventional half micron MESFET
technology.Usingthisnewmodel,thelowfrequency
anomalies of the GaAs amplifier such as a gain roll-off, a
phase notch, and an output current lag are more accurately
predicted than with any other previous model.
This new self-backgating GaAs MESFET model,which
provides accurate voltage dependent capacitances, frequency
dependentoutputconductance,andtransittimedelay
dependent transconductances,can be used to simulate low
frequency effects in GaAs linear integrated circuit design.cCopyright by Mankoo Lee
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CHAPTER 1
INTRODUCTION
As modern electronic technology advances into the range
of microwave speed, GaAs has a tremendous advantage over
most silicon technologiesin terms of speed,power,and
radiation hardness.Thesmallereffective massofGaAs
electrons, about 7% that of silicon, makes the electron
mobility almost six times higher than for silicon. For low
electric field applications, the speed of GaAs devices is
much higher, with electron velocities measured up to five
times that of the comparable silicon devices[7]. The high
mobility and high peak velocity of electronsare important
propertiesinGaAsforrealizinghigh-speedintegrated
circuits.
GaAs devices with very high transconductances and low
input capacitances can obtain much higher gain bandwidth
products that lead to switching speed of silicon. This makes
GaAs an ideal candidate for high-speed switching devices.
Many novel device structures have been proposed based on
GaAs material and its advanced technologies, which lead to
faster digital circuits and low noise high power microwave
amplifiers,andalsointroducenewpossibleareasof
applications such as three-dimensional integrated circuits.2
However,oftenthesenewtechnologiesinvolvegreater
process complexity and more stringent tolerances[8].
As GaAs advanced technologies give rise to new problems
in device physics and modeling,it becomes essential to
better understand device physicsandtodevelopdevice
models for GaAs circuit applications. It is also necessary
to incorporate these models into a circuit simulator such as
SPICEtoproperlysimulateanddesignGaAsintegrated
circuits.
However, the only technology available for GaAswith
any degree of commercial success to date hasbeen a MESFET.
Basically,this device has a metal gate directly on the
active layer of semi-insulating GaAs,with highly doped
sourceanddrain.Thisleadstosmallcapacitances
associated with the gate,thereby giving high bandwidth
products and high speeds.From the fiscal viewpoint,to
avoid process complexity and to realize the speed advantages
of GaAs, one of optimum GaAs devices is a conventional GaAs
MESFETfabricatedusingionimplantationintosemi-
insulating substrates.
However,conventional GaAs MESFET's have some low
frequency anomalies[1,9-14] which complicate the design of
analog integrated circuits. Physically, these phenomena are -----I
related to deep-level trapping which occurs when electrons
arescatteredintotrapsnearthechannel/substrate
transition region and to the surface state occupancy which
can follow the applied signal[12]. Typical lowfrequency3
effects observed in GaAs MESFET's have been referred to as a
self-backgating effect, frequency dependent output
conductance,currentlageffect,andhysteresisand
oscillations in the frequency domain.There is also the
transit time delay effect produced between gate-to-source
voltage and drain current in the time domain. This effect
dominates the AC small signal MESFET behavior in operation
near the cutoff frequency[3,15].
In respect to device modeling, these anomalies are
closely related tothesemi-insulating substrate-induced
spreading resistances and capacitances which are functions
of temperature and voltage. Voltage changes at the drain can
modulate the backgate depletion layer through the substrate-
inducedspreadingresistancesandcapacitanceswith
multipletimeconstants[3,16].Eventhoughthereare
multiple time constants, an RC network, consisting ofan
effective substrate-induced resistance and capacitance,is
included between drain andsourcethroughtheinternal
backgating terminal. A transit time delay is considered in
both thetransient analysis and AC analysis. However, one
of the principal limitations has been the lack of an easy
and accepted technique of including low frequency anomalies
with a symmetrical device model in GaAs integrated circuit
simulations [1,3].
Based on the Statz I-V curve model [5] which already
has well defined DC characteristics and an early saturation
at low drain voltage,a self-backgating GaAs MESFET model4
has been developed by including deep-leveltrap effects
whichcausetransconductancereductionandtheoutput
conductance and the saturation drain current to increase
with the applied signal frequency.
This model includes a time dependent I-V curve model, a
capacitance model, an RC network describing the effective
substrate-inducedcapacitanceandresistance, and a
switching resistance providing device symmetry.This I-V
curvemodelaffordsnewanalyticalI-Vcharacteristic
expressions to be discussed in chapter 3and implies the
requirementofalowEL2concentrationinthesemi-
insulatingGaAssubstrateforminimallowfrequency
anomalies.An analytical capacitance model describes the
dependence of capacitance on Vgs and Vds and is one which
also includes the channel/substrate junction modulation by
the self-backgating effect. To test the accuracy of the new
models,thecomputed modeldata willbecompared with
measured data in detail.
Subthreshold conduction is important for describing
highspeedswitchingperformance inmanydigital
applications. Although a well-fitted empirical GaAs MESFET
subthresholdcurrentmodel[7]hasbeenpublished, no
analytical model has been proposed to describe the physical
interpretations ofconventionalGaAs MESFETsubthreshold
conduction mechanisms.An analytical subthreshold current
model has been developed.A transit time delayisalso
included in transconductances,gm and gds,to reduce S-5
parameter errors between previous models and measured data.
This model has now also been incorporated into PSPICE as a
new GaAs MESFET model.
Besides low frequency anomalies, one of the typical
problems which complicates circuit design is an excessive
lowfrequency(1/f)noise[18-22].Thesiliconbipolar
transistor is still considered superior to a GaAs MESFETin
lowfrequencynoiseperformance. Insiliconbipolar
transistors,under optimum conditions,thenoisecorner
frequency may be of order 1 Hz whereas in some point-contact
microwave devices it may be as high as several hundred MHz.
TypicalGaAsnoisespectrahadflickernoisecorner
frequencyoforderafewMHz.Despitesignificant
improvement in the frequency and power performance of GaAs
MESFET's over the years, the noise corner frequency of most
oftoday'scommerciallyavailabledevicesisnottoo
different from the 50 MHz reportedby Hooper et.al.in
1962 [22]. Measured noise spectra on a Tektronix MESFET are
presented to investigate low frequency noise
characteristics[32].
In aspects of linear GaAs MESFET circuit applications,
there are many advantages of MESFET's but there are also
somedisadvantages.Dependingontheactivechannel
thickness, MESFET may be normally "on" (depletion-mode) or
normally "off" (enhancement-mode). The depletion-mode MESFET
(D-MESFET)was the most widely used device in the early
1980's for implementing GaAs IC's.D-MESFET's demonstrate6
good performance characteristics but typically require two
power supply voltages.Theyalsorequire voltagelevel
shifterstogeneratethenegativevoltagesneededfor
switching from the positive drain voltages of the n-channel
MESFET. This, of course, means support circuitry and another
constraining factor for large scale integration.
In the enhancement-mode, the depletion layer is very
thin and the current voltage characteristic is drastically
affected.Foraminor changeingate voltages abovea
certain voltage, about 0.5 V, the device begins to draw very
high currents. This leads to very limited allowable logic
swings and a poor device for switching control. The power
MESFET,a modification used in power transfer where very
high current flow is expected, has been recently found to
haveastrange drawback[8).There have been reportsof
degradation of the performance characteristics due to light
emissions at reverse biasing of these devices.
As GaAs technology has matured, analog IC design is the
last bastion of GaAs, now that silicon dominates the digital
applications[23]. This development suggests that a number of
7
the precision analog MSI and LSI techniques successfully
developed for silicon technology may also be applicable,
with appropriate modifications,to GaAs technology. These
circuits include operational amplifiers, switched-capacitor
filters, A/DandD/Aconverters, andlarge-signal
multipliers.7
To insure future system integration, high-speed(100
MHz-3GHz)analog circuits should be fabricated ina
technology which can achieve high density.Although the
semi-insulating substrate in GaAs technology may improve
devicespeed,italsoincreaseswire-to-wirecoupling
capacitance which jeopardizes circuit density.( Silicon, on
the other hand, offers low cost, higher level integration,
and better low frequency device characteristics. It has been
dominant in analog circuits below 100 MHz bandwidth.
However,in spite of 1/f noise and unexpected low
frequency effects, GaAs analog circuits above 1 GHz are a
practicalalternativefor high-speedapplications.Asa
linearICdesignexample,a3-stageGaAsoperational
amplifier has been designed with the self-backgating MESFET
model using a conventional half micron MESFET technology.
Low frequency anomalies in conventional MESFET technologies
have been problematic in the application of MESFET'sin
linear integrated circuits. Some of the effects observed in
this GaAs operational amplifier are output current lag, long
term transients in the time domain, and a gain roll-off and
phase notch in the frequency domain. Using the new self-
backgating MESFET model, the low frequency anomalies of this
operational amplifier can be accurately predicted than with
any other previous model.8
OUTLINE OF THE THESIS
The objectives of the study described inthis thesis
are:
A. Tocharacterize theanomalouseffectsinthelow
frequency range (DC to 300 Hz) comparing measureddata
and calculated model data to find thelimitations of
conventional GaAs MESFET's.
B. To develop a complete conventional GaAs MESFETmodel
including deep-level trap effects using an analytical
approach to determine the potentialof GaAs MESFET
technology at the different bias points ofoperation
andthevariousappliedsignallevelsforlinear
integrated circuit design.
C. To demonstrate the performance of alinear GaAs IC,
which have been designed as a test vehicle usingthis
new MESFET model and byusing both simulation and
measured data and to present design strategiesfor
linearintegratedcircuitsandcomparingtheseto
silicon technology to assess future high-speed GaAs
applications.
This thesis consists of five chapters includingthis
introductory chapter. In the second chapter, the anomalous
characteristic analysis of conventional GaAs MESFET'sis
presented.Anomalies caused by deep-level trapsin GaAs
MESFET's such as a self-backgating,a drain current lag,
etc. areaddressedtoinvestigatesomepersistent
limitations in current GaAs technology. This provides more9
precise knowledge of deep-level trap(EL2)effects in the
channel and the semi-insulating substrate for modelinglow
frequency anomalies in GaAs MESFET's.
In the third chapter, the various new analyticalmodels
areproposedforpredictingaccurateconventionalGaAs
MESFET operations in a wide range of DC biasand applied
signal frequency. A time dependent current-voltage model, a
voltage dependent capacitance model, and a mobilecarrier
profile dependent subthreshold current model are presented
forlinearGaAscircuitdesign.Scatteringparameter
dependence on a transit time delay and a nonlinearlarge
signal model are also described in detail for microwave GaAs
circuit design. To test the accuracy of developedmodels,
the computed model data has been compared with measureddata
at the end of each section.
In the fourth chapter,the utility of the self-
backgatingMESFETmodeldevelopedinchapter 3 is
demonstrated by simulation of and comparison tomeasured
circuit anomalies of a 3-stage GaAs operationalamplifier.
Analog opamp design techniques are discussed bypresenting
several amplifier schemes for gain enhancement andhigh-
performancecurrentmirrorcircuits.Theresultsand
discussion are included at the end of chapter 4.
Thelastchapterincludesconclusionsandsome
suggestionsforfurtherresearchwhichmightbemore
challenging than the aspects of this study.10
CHAPTER 2
GaAs MESFET ANOMALOUS CHARACTERISTICS
2.1INTRODUCTION
Early efforts to achieve the potential of GaAs MESFET
technology were frustrated by some persistent limitations
such as low frequency anomalies and higher levels of low
frequency noise. The presence of the deep-level trap(EL2) in
the conventional GaAs MESFET technologies causes
anomalies[1,9,11]. Many low frequency anomalies discovered
in GaAs MESFET's have been reported[9-14].
Typical low frequency anomalies observed in GaAs
MESFET's have been referred to as(1)aself-backgating
effect,(2)a drain lag effect,(3)frequency dependent
output conductance,(4) hysteresis and oscillations, and (5)
low frequency noise. These anomalies are mainly related to
the deep-level trapping when electrons are scattered into
traps at the edges of the Schottky gate junction and the
channel/substratejunction.The physicaloriginandthe
electrical influence of these effects are investigated to
find limitations to the performance of GaAs IC's.
2.2THE ANALYSIS
2.2.1Self-Backgating Effect
A self-backgating effect is very closely related to
deep-level traps(EL2)in the channel and the bulk semi-
insulating substrate. The starting material for MESFET's is2
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Fig.2.1.Thetypicaldeep-leveltrap,EL2,andion-
implanting Si donor doping profiles both in the
active channel and in the semi-insulating GaAs
substrate after annealing.
a high purity GaAs semi-insulating substrate manufactured
using the Liquid Encapsulated Czochralski(LEC)technique
underarsenic rich conditions. These conditions favor the
formation of the deep-level trap(EL2) which compensates the
slightlyp-typeGaAs andproduces semi-insulating
material[40-42,48]. In a conventional GaAsMESFET
technology,the active layer is normally formed by ion-
implanting donor atoms(Si) for the n-type channel into the
semi-insulating GaAs substratewith theEL2 concentration
of 1 x 1016cm-3
.The EL2 both in the active layer and in
the substrate plays a key role in controlling many of the
criticaldeviceparameters, inparticular,frequency12
dependent output conductance (gds)and frequency dependent
transconductance(gm).TheoptimizationofEL2 is a
technologically difficult task.Since an ion implantation
often damages the native crystal lattice of a GaAs wafer, a
number of deep-levels can be created both in the channel
region and quite possiblyin the substrate materialin
addition to those already present in the semi-insulating
GaAs substrate. Fig. 2.1 shows the typical deep-level trap,
EL2, and ion-implanting Si donor doping profiles both in the
active layer and in the semi-insulating GaAs substrate after
annealing.TheannealingprocessstepcanreduceEL2
concentrationintheactivelayerasaresultofthe
outdiffusion and segregation of some of the deep-levels
presented originally in the semi-insulating GaAs substrate.
Therefore, it is assumed that the EL2 concentration, a
kind of lattice defect, As on Ga anti-site, is a constant in
the back-gate region and the EL2 concentration in the active
layer is quite low compared to Si dopant concentration in
the ion implantation technology currently in use, as shown
in Fig. 2.1. A deep donor level(EL2) is located just below
the intrinsic mid-gap Fermi-level with a concentration of
MEL2'Fig.2.2showsthe depletion regionsand charge
distribution of the self-backgating GaAs MESFET. The time
dependent net negative charge concentration in the substrate
(Nteff)andtimedependentionizedpositivecharge
concentration at the edges of depletion regions(NE4i2)at
equilibrium are given by[43,44]:13
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where,epel2and enel2 are emission rates for holes and
electrons from the EL2 level, respectively, and RbCb is an
effectivetimeconstantmodelingthesemi-insulating
substrate. The time,t,is inversely proportional to the
applied AC signal frequency, f. At low frequencies (DC, t=03
), the electron in the channel will be trapped into ionized
EL2 deep donors in the semi-insulating substrate causing
pinch-off of the channel from the back side. This effect is
so-called self-backgating effect.Therefore, this causes a14
reduced thickness of the channel, maximized Neff in the
substrate,and a variation of NEL2at the edge of the
channel/substratejunction toallowforacorresponding
fixed positive charge(ND,NEL2)for back side depletion
region formation as shown in Fig. 2.2.
The time dependent terms of equations (1) and (2) can
be derived by the rate equation of electron emission and
RbCb relates to the electron capture rate and electrontrap r-m
density in the substrate. Since a sidegating effect can be
controlled by separating device to device spacings by more
than 1 gm for 1 V power supply voltage on the layout and by
isolationtechniquesintheprocess,aself-backgating
effectwhichcauseschannel/substratemodulation becomes
essential in modeling a floating backgating MESFET.
The self-backgating transconductance can be defined by
the fraction of the transconductance which is contributedby
feedbackvoltagebetweentheself-backgatinginternal
terminaltothesource(Vbs).Theself-backgatinglow
frequency transconductance (gmbs) can be defined as
dIds
gmbs = IVds = const, Vgs =const. (3)
dVbs
Thisisalsoaparasitic low frequency transconductance
inducedbetweenthechannelandthesemi-insulating
substrate.
2.2.2Current Lag Effect
Makram-Ebeid et. al.[11] have proposed a mechanism to
account for a drain lag effect in pulsed gate experiments on15
MESFET's.Suppose that an idealinput pulse waveform is
applied to a GaAs MESFET inverter, the initial rise time of
the inverter is short but then a second time constant on the
order of milliseconds appears to produce a longtransient
lag in the output waveform. Since this is a current lagin
the time domain, this effect may also be accounted for by
frequency dispersion. A drain lag effect is closely related
to the semi-insulating substrate-induced spreading
resistances and capacitances.
They depend on the capture and thermal reemissionof
carriersfromthesedeep-leveltrappingsitesandare,
functions of temperature and voltage. Voltage changes at the
drain can modulate the channel/substrate junction through
Fig.2.3.Aself-backgatingGaAsMESFETequivalent3-
terminal circuit model.16
the semi-insulating substrate-induced spreading resistances
and capacitances with multiple time constants.The time
constantsassociatedwiththesetrapsdependonthe
frequency and the amplitude of the electric field in the
channel. Under high field conditions, electrons are injected
from the channel to the interface depletion regions. They
are trapped when Vds is increased and are reemitted when Vds
is decreased as long as the time transients are not shorter
than the trap time constants.The drain lageffectis
therefore a combination of electron injection and electron
trapping[33].
Even though there are multiple time constants in the
substrate, a single time constant is used,in which the RC
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Fig 2.4. A drain lag effect in a step response of a GaAs
linear inverter.17
networkconsistsofaneffectivesubstrateinduced
resistance and capacitance as shown in Fig.2.3.The RC
networkdescriptionimpliesacapacitiveandresistive
coupling from the drain terminal tothe internalself-
backgate.By making Rb=0 orasmallconductingP
substrate,thedrainlagandself-backgatingeffects
disappear.Bysetting Rb= co ,aperfectinsulating
substrate, the self-backgating extends from DC toinfinite
frequency and the drain lag effect dominates with a very
long setting tail in the transient response.
From the measured output conductance variation orby
measuring the duration of a long setting tail in thetime
domain when an ideal step pulse is applied, values of Rb = 1
GO and Cb = 1.6 pF are obtained with a time constant of 1.6
msec. These parameters, Rb and Cb,can be adjusted as a
variation of temperature affects the low frequency response.
The RCcircuit branch guaranteesnottoallow current
flowing from drain to source through the semi-insulating
substrate in the OFF state.Fig.2.4shows a drain lag
effect in a step response of a GaAs linear inverter.
2.2.3Frequency Dependent Output Conductance
When a GaAs MESFET with deep electron traps has ahigh
drain bias applied, a charge will be developed between drain
and sourceto support the electric field existing in the
semi-insulating substrate.The electric field establishes
positive charge on the drain side and negative charge around18
the channel/substrate interface atthe sourceend.This
negative chargewill increasethedrain-to-source
conductance in the saturation region[15,35].
The semi-insulating substrate is in fact filled with
deep-level traps. The electrons will be injected from the
source toward the drain. This injection of electronswill be
limited by the accumulation of electrons at the trapping
centersinthe substrate below thesource.Thischarge
accumulation near the source will prevent a rise in output
conductance at the low frequency. However, at the high
Fig. 2.5. A small-signal AC MESFET equivalent circuit model
includingasimpleRCnetworkforaself-
backgating and a drain lag effect.
frequency, the traps in the substrate cannot respond quickly
enough to the variation of the drain to source voltage. As a
result, the drain-to-source conductance will be higher than
that at the low frequency. Also it could be accounted for in19
terms of an electrostatic feedback effect between thedrain
and the source of the MESFET via the bulksemi-insulating
substrate, modulated by the capture and thermal emission of
freeelectronsbydefectcentersresidingnearthe
channel/substrate interface region[34].
Fig.2.5 shows a small-signal AC MESFET equivalent
circuit model including a simple RC network for a self-
backgating feedback and a drain lag effect. By calculation
of the output admittance looking into the output portin
Fig. 2.5, the frequency dependent output conductanceratio
for a small signal input is given by[10,16]
Gds(f) f + fe
{(gds(DC) +gmbs + gbs) 4+271fCdsli9ds(DC )
'
where,
g bs = 1 / Rb
fg= 1/(21.12bCb),
1
fh 71TR C _+ (gmbs+gbs)/gds)
(4)
Here, it is assumed that the gate is loaded with a verylow
external impedance compared to 1/ wCgs and neglecting the
feedback effect of C d and the parasitic elements.This
frequency dependent expression exhibits a one-pole and one-
zero response below the bandwidth frequency(fb)and can be
interpreted with low frequency conductance and frequency
dependent terms by trappingchannelelectronsintothe
substrate as described earlier.20
Fig. 2.6 shows an output conductance comparison between
measured data and computed model data asafunction of
frequency. Equation (4) can be interpreted with respectto
the self-backgating three terminal MESFET model parameters
in the following way. In the DC case, there is no feedback
voltage, Vbs(DC) = 0, from the self-backgate. Also, the gbs
can be neglected because the substratedielectric relaxation
time constantison the order of milliseconds andthe
anomalous effects are certainly within the bandwidth of the
transistor.The output conductance atDC,(Gds(DC)),is
given by equation (4) as
------o - ---
300°KVds =2.5 V
W=300pm, L= 0.5pm
COMPUTED MODEL DATA
MEASURED DATA
1 I 1 I I
10 100 IK 10K 10 OK
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Fig. 2.6. An output conductance comparison between measured
data and computed model data as a function of
frequency.
G ds(DC) = gds(DC), for f = 0 (5)
In the AC case for frequencies higher than the low frequency21
effects(fl)and up tothe bandwidthfrequency(fb),the
output conductance at AC, Gds(AC), is given byequation (4)
as
Gds(AC) gds(DC) grabs, for f1< f < fb (6)
Asthesignalfrequencyapproachesinfinityabovefb,
Gds(AC) is given by equation (4) as
j7ds, (7) Gds(AC) =2(fC for fb < f <
Here,grabs can be interpreted with the outputconductance
difference between DC and AC by the self-backgating effect
at the channel/substrate junction interface.
The output conductance variation, Gds(f)/Gds(0),arises
mainly from the channel/substrate junction which is aself-
backgating effect which reduces the effective channel length
2.5 times more at the high frequency than atthelow
frequency. In the example given here the value ofoutput
conductance is 1.33 mS for the high frequency rangefor a
GaAs MESFET with W = 300 Am and L = 0.5 gm.
2.2.4Frequency Dependent Transconductance
The trapped carriers in deep-level traps cause adrop
intheintrinsictransconductance, gm,atthehigh
frequencies.The dispersion ingm of MESFET's could be
considered as alow-pass filter type response which is
caused by the presence of deep traps and surface states.
Since surface states can be reduced by the gate recess and
the surface p-type region, the deep level in the channelis22
animportantfactorindetermining theintrinsic
transconductance in MESFET's.
For a fixed value Vds and a small variation of Vgs,the
transconductance gm is defined as
dIds
gm= Vds const. (8)
dVgs
A variation of Vgs causes a change in thedepletion width at
the edgeof the Schottky gate junction andaconstant
Vds(DC) prevents the channel/substrate junctionmodulation.
Therefore, the intrinsic transconductance of MESFET relates
mainly to the boundary between the Schottky gatejunction
and the channel.
At the low frequency, deep-level traps at the edge of
theSchottky gate junction emit electrons at an exponential
rate because slow gate voltage variations shift theFermi-
level below the trap level.The charge variation of the
Schottky gate junction depletion edge in the low frequency
is given by:
AQlf = (2g e(ND 14142)VAw]1/2 (9)
where, VAw is a voltage drop of changed depletionwidth at
the edge of the Schottky gate junction. Since, at thehigh
frequency, deep-level traps can not response quickly tothe
applied high frequency gate signal, the charge variation of
the Schottky gate junction depletion region in thehigh
frequency is given by:
AQhf = [2q ENDVAw]112 (10)23
If parasitic elements are neglected, then,the incremental
drain current variation(AIds) is proportional to thecharge
variation of the Schottky gate junction depletionregion.
Therefore, the transconductance variation, Gm(f)/Gm(o), can
be derived by equations (9) and (10) as
Gm(f) AQhf
Gm(0) AQ1f
From equation (2 )' NEL2=
NEL2 exp(- t /RbCb),equation
(11)can be converted into thefrequency domain using a
Laplace transformation as follows:
N
X0.9
0.8
0.7
Gm(f)
Gm(o)
NO 4. NEL2
1+
NEL2
NDj1+(fp/f)2
-1/2
300°K.Vds = 2.5 V
W= 300 pm. L= 0.5 pn
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Fig.2.7.A transconductance comparison between measured
data and model data as a function of frequency.24
Since the peak of the ion implantation doping profile
is normally located near the center of the channel, NEL2 is
much less than ND.Therefore,thisanalysis predictsa
smaller variation of Gm(f)than that of Gds(f)under the
normal bias condition.Fig.2.7 shows a transconductance
comparison between measured data and computed model data as
a function of frequency.The transconductance variation,
Gm(f)/Gm(0),duetoelectronemissionfromEL2inthe
depletion width change at the edge of the Schottky gate
junction is negligible at room temperature.
2.2.5Hysteresis and Oscillation
Hysteresis, a looping effect, occurs in the saturation
region. GaAs MESFET's can exhibit hysteresis as a drift in
the current with time and a change in the drain current as a
result ofachangeintheself-backgating biasinthe
transient analysis. Typically, the origin of hysteresis is
an electron trapping on EL2 levels at the semi-insulating
substrate region interface[19]. A drain current tends to
increase with EL2 ionization and decrease with EL2 trapping.
This effect is strongly temperature and frequency dependent.
Fig. 2.8 shows a hysteresis characteristic comparison
between measured data and simulated data using the transient
analysis option andasmall-signal AC MESFET equivalent
circuit modelasshowninFig.2.5.Asexpected,the
simulation has shown hysteresis in the saturation region
similar to the measured I-V curve. The hysteresis isVT =. 1.6 V
r = 0.043
N. = 0.039 I/V
W = 300 ;Jrn
L= 0.5Jim
COMPUTED MODEL DATA
--- MEASURED DATA
1 2 3 4 5
DRAIN VOLTAGE. Vds (V)
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Fig.2.8.A hysteresis characteristiccomparison between
measureddataandsimulateddatausingthe
transient analysis option.
drastically reduced when the amplitude ofthe drain-to-
source voltage is limited to lessthan 1 V [36].
A low frequency oscillation can also occurin MESFET's
with large metal drain pads that lie directly onthe semi-
insulatingsubstrate[37].Generally,thelowfrequency
oscillationsresultfromthefield-enhancedcaptureof
electronsbydeep-leveltraps. Thechargedomains
established by trapping move with a velocity dependent upon
the current density and the time constantof the trap
involved[13,14,38]. The frequency of the current oscillation
is determined by the transit time of highfield domains
traveling between an electron injecting a drain and a source
onthesemi-insulatingGaAs.Lowfrequencyoscillations26
observed in GaAs MESFET's are attributed to the high-field
tunneling ofelectronsinto trapsinthe Schottky gate
depletionregionandalsoattributedtothecurrent
oscillation associated with the release of electrons from
the deep-level traps(EL2) in the substrate.
2.2.6Low Frequency Noise
An excessive low frequency noise observed in GaAs
MESFET's is one of the limitations for linear and microwave
circuit applications.In particular, this severely limits
the nonlinear microwave circuits such as oscillators and
mixers, where a low frequency noiseupconverts to become
excessive.Theoriginsoflowfrequencynoise,flicker
noise, in GaAs MESFET's have not been determined, although
many mechanisms have been proposed. Some of the suggested
originsaresurfacestates,mobilityfluctuations,bulk
traps, a metal semiconductor interface, a channel/substrate
interface, carrier number fluctuations, and an inter-valley
transfer of hot carriers[19 -22].
However,the low frequency noise in GaAs MESFET's
originates mainly from two sources; one is surface related
and the other is substrate related. The surface related low
frequencynoiseiscaused bytrappingofelectronsby
surface states. The free surface region between the source
and the gate, and that between the drain and the gate, may
contribute to the low frequency noise via the fluctuation in
the occupancy of the surface states present[19].Smaller27
gate length(L) produces more low frequency noisein GaAs
MESFET's[18]. The substrate related noiseis due to the
deep-leveltrapatthechannel/substrateinterface.A
fluctuation of the occupancy of deep-level trap(EL2) in the
depletion regions of the Schottky gate junction and the
channel/substratejunctionisassociated withlong time
constants and can contribute to a low frequency noise.
A GaAs MESFET in thermal equilibrium is directly
subject to the laws of thermodynamics and its noise output
is solely Johnson noise with a white spectrum. Thus, flicker
noise can only occur in non-equilibrium situations in a GaAs
MESFET subjected to applied bias voltages derived from a
signal.AGaAs MESFETalsogeneratesagenerationand
recombination(g-r) noise which is characterized by a single
trapping level. A g-r power spectrum which has a Lorenzian
distribution is given by[45,48]
H(f)g_r = 4 ro/(1 + 2 ir fro)2 (13)
where, To is a relaxation time involving a single trapping
level. At low frequencies, this gives H(f)g_r varying as
1/f2 rather than as 1/f,and so flicker noise cannot be
explained in terms of noise processes associated with any
single relaxation time.
If majority carrier conduction processes are dominant,
the g-r of minority carriers has little effect. However,in
depletionregionsoftheSchottkygatejunctionand
channel/substrate junction, the fluctuation of minority0514
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Fig. 2.9. Measured noise spectra on a Tektronix MESFET[32].
carriershasanappreciableeffectonthepotential
distribution and produces a modulation of channel current in
GaAs MESFET's.Generation-recombination noise or trapping
noise is not easily identifiable in most measurements on
GaAs MESFET's.
From the Hooge's experiment, a 1/f noise power spectrum
which is proportional to 1/f is given by[46]
H(f)1/f =a/f (14)
where,a is a Hooge's constant. A 1/f component in GaAs
MESFET's is probably associated with surface states both
outside and within the gate,and one which is peculiarly
independent of temperature.29
To derive an analytical 1/f noise power spectrum of
GaAs MESFET's is very complicated but the carrier number
fluctuationmodel[47]basedonthecarrierdensity
fluctuationsisgenerally acceptedamongother previous
models.Fig.2.9showsmeasurednoisespectraonthe
Tektronix MESFET[32]. The 1/f noise corner frequency of a
MESFET is approximately 100 MHzfor GaAsIC's.Thisis
attributed to the well-known low thermal noise floor of GaAs
MESFET's and the intrinsic high 1/f noise levelin GaAs
devices. A variety of physical mechanisms account for the
high level of 1/f noise, including high trap density, short
gate length, and low electron effective mass. To reduce low
frequency anomaliesand an excessive1/f noiseinGaAs
MESFET's,severaltechniqueshavebeenattemptedfor
fabricating noise hardness substrates such as a horizontal
Bridgman wafer, and by modifying device structures such as a
buried channel MESFET developed by L.Forbes, et.al.[32,
43].In device layouts,low frequency noise can be also
reduced by increasing the size of MESFET's at the expense of
increasing power dissipation.
2.3CONCLUDING REMARKS
The optimization of the EL2 concentration in a high
purity semi-insulating GaAs substrate manufactured using the
LEC technique might be useful for the improvement of the
frequency dependent characteristicsofconventionalGaAs
MESFET's as a result of the EL2 concentration reduction in30
the active layer. Although there are some controversies in
solving this problem, some of the techniques for optimizing
EL2 are the heat treatment to anneal out deep-level traps in
the active layer and the use of a uniformly doped epitaxial
layer grown by the Molecular Beam Epitaxy(MBE) on the semi-
insulating GaAs substrate.
First, the annealing of the active layeris a crucial
process in which asurface preparationandanannealcap
deposition determine directly the uniformity of the active
layer to optimize EL2 concentration. Deep-level traps tend
to outdiffuse during annealing up to the surface,which
implies that most of the low frequency anomalies are related
to the surface and/or to the channel/substrate interface.
Second, the high quality epitaxial layer on the semi-
insulating GaAs substrate can allow lower deep-level trap
concentrationaswellasuniformlydopedimpurity
concentration in the active layer. However, unlike the ion
implantation technology currently in use, this technique has
not yet beenemployedinthe massproductionofGaAs
integrated circuits. The reason is that a major limitation
of MBE and toalesser degree that of other epitaxial
deposition techniquesis their relatively low throughput
ratescomparedtothewellestablishedimplantation
technology.
Also, the change of the device structure canreduce
low frequency anomalies as described earlier. The p-layer of
a buried channel MESFET which forms a high barrier interface31
with the n-channel has been shown not only toimprove the
output conductance and the low frequency channelnoise, but
also to eliminate a drain lag effect by L.Forbeset.
al.[43]. A more advanced device is the GaAs p-well MESFETto
reduce a sidegating effect. This device is achievedusing a
buried-channel structure within a p-well by implanting a p-
type dopant behind a channel and a shallow p-typeimplanted
region on the surface.
Since GaAs the p-well MESFET is isolated from surfaces
bytheshallowp-typeregionandthesemi-insulating
substrate,the channelis no longer influenced by traps
associated with these regions and isfree of transients
followinggatebiasand/ordrainbiaschanges,excess
generation-recombination noise, and other phenomena related
to deep-level trapping[32]. By adding a p-well to aburied
channel MESFET, the p-well also plays an important rolein
reducing leakage current to the substrate and thebackgating
effect whichisadecreaseindrain current duetoa
narrowed conduction region in the channel as thenegative
backgate bias increases.
However, there are some difficulties that lead a low
yield in the process and it requires p-well contactswhich
limit theapplication of the GaAs gate array design.
Recently,improved interfaces have also been demonstrated
with an undoped buffer layer or even an AlGaAs buried layer
to eliminate a backgating effect and a lightsensitivity.
However, these solutions are not compatible with afully-32
implanted process.Therefore,aconventional GaAs MESFET
discussed in this studymight be the most appropriate
candidate to achieve the potential of current GaAsIC's
applications.33
CHAPTER 3
NEW ANALYTICAL GaAs MESFET CIRCUIT MODELS
3.1INTRODUCTION
A rapid developmentofGaAsintegrated circuit
technology requiresthe developmentofanaccurateand
simpledevice modelforGaAs MESFET's.The purposeof
developing such an equivalent circuit model of a GaAs MESFET
istoprovideanaccuratesimulationCADtoolfor
predicting,optimizing,andevaluatingperformancesof
linear integrated circuits. This requires an analysis of the
physicalphenomenainvolvedinthedeviceoperationto
exactly fix the limits of its use and to be aware of its
limitations. The complexity in modeling GaAs MESFET's which
have low frequency anomalies,unlike silicon devices,is
reflected by the large number of different models in the
literature(49-57].
S-parameters of GaAs MESFET's can be measured to
extractanequivalentsmall-signalcircuitmodel.This
method,well-adaptedtosmallsignalmicrowavecircuit
design, can be applied to establish large-signal models for
all possible gate and drain biasing conditions.However,
this model does not provide some physical aspects of device
operation and require the complex optimization routine.
2- or 3-dimensional numerical models are used to solve
in each bias point of the device,the general transport
equationsincludingnonstationaryeffects.Theyare34
particularly suitable for ultra-short gate length devices,
but their extremely high CPU time requirements are making
them practically unusable even for SSI digital IC simulation
[56,58,59].
Thepresenceofthedeep-leveltrap(EL2)in
conventional MESFET technologies causes the anomalies of
self-backgating,draincurrent lag,hysteresis, and
oscillation in the low frequency operation of MESFET's. Few
attempts have been made to incorporate these except a self-
backgating effect into circuit simulators in GaAs MESFET's
linearandmicrowavecircuitdesign[16].Also,little
attentionisusuallypaidtowellfittedDCI-V
characteristics in an analytical model and the low frequency
behaviour of the output conductance. A simple RC network can
account for this effect in a first order approximation.
One of the principal limitations has been lack of an
accepted technique for including self-backgating effects. For
theimplementationofthismodelintoPSPICE,atime
dependent threshold voltage including this self-backgating
effect has been developed based on modification of the Statz
DC model.an analytical approach has been usedfor the
capacitance model which describes the dependence on Vgs and
Vds bydriving the stored charge in the linear, saturation,
and pinch-off regions. The model is one which also includes
the channel/substrate junction modulation by changes of the
drain-to-source voltage.35
Also, for describing high-speed switching performance
in the linear IC applications,an analytical subthreshold
current model for a self-backgating GaAs MESFET has been
includedinthischapter.S-parametererrorsbetween
previous modelsand measured datainconventionalGaAs
MESFET's have been reduced by including a transit time delay
in the transconductances, gm and gmbsf in the well-defined
self-backgating MESFET model. As a convenient test vehicle,
thenewtestfixtureisalsoproposedforextracting
simulated S-parameters which accurately predict measured
data. Finally, a nonlinear large-signal model is discussed
for MMIC designs.The proposed self-backgating model has
been focused on providing a new GaAs MESFET model for PSPICE
forlinearand microwavecircuit designandonewhich
includes deep-level trap effects.
3.2THE NEW MODELS
3.2.1Current-voltage Curve Model
The most important features of the current-voltage
curve modelarean accurate descriptionofthe drain
current in the saturation region and the drain-to-source
voltage required at the onset of current saturation. One of
the difficulties in modeling the current-voltage
characteristics is that the saturation drain current and
hysteresis are functions of frequency and temperature.
Several authors have suggested GaAs MESFET's models to
incorporate in the SPICE circuit simulator. A JFET model36
developed by Schichman-Hodges has been most widely used to
simulate GaAs MESFET's circuits. The drain current voltage
relationship of the JFET model is given by[58]
Ids = 8[2(Vgs - Vt) - Vds]Vds(1 +xVds),
for Vds < (Vgs - Vt) (1)
Ids = P(Vgs Vt) 2 (1 + A Vds) ,for Vds > (Vgs - Vt). (2)
However, this model has a number of drawbacks for accurate
predictionofthecircuit behavior over widely varying
values of Idss and Vds even though it works moderately well
in the design of GaAs MESFET analog circuits when the GaAs
MESFET is operated near a saturated current, Idss. Another
crucial drawback in analog circuit designs is that we can
not control accurate gm,gds,and Idss simultaneously in
SPICE because of its lack of model parameters.
An analytical GaAs MESFET model developed by Curtice
employedhyperbolictangentfunctionstoimproveI-V
characteristics below saturation[57].The draincurrent-
voltage relationshipoftheCurtice modelexclusiveof
parasitic resistances is approximated by
Ids =$ (Vgs -Vt)2(1 + AVds)tanh( &lids)
where,$ and aareparameters related to the gain
(3)
factor and channel length modulation similar to these of a37
JFET model. "a" is a parameter to adjust the knee zone of
the I-V curve where the MESFET moves from the linear region
to the saturation region.This model gives animproved
descriptioninthekneezone wherethereareapparent
deviationsintheJFETmodelanditsequationshave
continuous DC current and its derivatives (gm,gds) for all
regions of device operation.
However, even with an arbitrary setting of parameter a,
the Curtice model still has difficulties in determining the
voltage at which the drain current characteristics saturate.
The drawback of the Curtice model is that transconductance is
nolongerpredictedaccuratelyusing asquare-law
relationshipbetweenIdsandVgswhich isoften
significantly different than measured data.Based on the
Curtice model, the improved I-V curve modelsare proposed by
Mckinley and Larson. The Mckinley model[51] hasa current
voltage relationship as follows:
Ids =p (Vgs - Vt)(1 + Vds) tank ( a Vds) + Vds/Rsh (4)
where,
.,1 [( Oh -V s)/(010 - vo]1/2
a =a00 (013Vt)'
iq (Vgs - Vt)
Rsh = (Rsho/2 )[exp((Vt - Vgs) / ( nkT/q)) + 1]
(5)
(6)
The channel conductance at low drain-to-source voltages of
the MESFET is modeled by a as a function of Vgs in equation38
(5). This effect is due to the decrease in the size of the gate
depletion region with increasing Vgs which increases channel
conductance.In equation(6)for asubthreshold current
empirically,Rshois the parasitic drain-to-source shunt
resistance at Vgs = Vt and nis an empirical parameter
similar to an ideality factor.
The other model based on modifications of the Curtice
model is the Larson model[27] as follows:
Ids
Ids
=13(1 + kVds)k(1/q)q[ (1 + q) (Vgs - Vt) - kVds]cl,
for Vgs - Vt > kVds (7)
=A(1 +AkVds)(Vgs - Vt)14-q,for Vgs - Vt < kVds (8)
where, q models the exponential dependence of Ids with Vgs
and exhibits square-law behavior when q = 1. The k models
theearlysaturation phenomenon.However,qandkare
empirical model parameters and are difficult to obtain by
fitting measured data.
Statz et.al.[58] proposed that the drain current
always saturates at the same voltage irrespective of the
gate-to-source voltage which is different than conventional
JFET or MOSFET models. This early saturation is a result of
the fact that carriers in the channel reach the saturation
velocity at even small voltage due to the high GaAs carrier
mobility and as the channel length(L) is reduced. The Statz
model has a current-voltage relationship as follows:Ids
fl(Vgs - Vt)2
1 + B(Vgs - Vt)
1 (1 a Vds/3) 3) A(Vds 3/a )
for Vgs Vt, gs t, < 3/a
p(Vgs - Vt)2
Ids > (Vds 3/ a )
1 + B(Vgs - Vt)
39
(9)
for Vgs > Vt, Vds > 3/a (10)
The main advantage of the Statz modelis to modify the
square-law relationship of Ids and Vgs by the introduction
of a new model parameter, B, to adjust the transconductance
without any variations of the output conductancein the
saturation region. On the basis of measured data, however,
thedrain-to-sourcevoltageVds(sat)doesnotsaturate
exactly at the same drain-to-source voltage as the gate-to-
source voltage changes. It is important for the I-V curve
equationtoproducethesmoothfunctionsfreeof
discontinuitiesthatcouldleadtonon-convergencein
circuit simulators. Statz et. al.[58,67] also proposed the
improved DC I-V curve model as follows:
Ids
/3( Vgs - Vt)2
1 + B(Vgs - Vt)
(1 +), Vds) tanh ( a Vds) (11)
This equation gives an accurate current and transconductance
representationofthedevicewithsmoothcontinuous
transitionsatthethresholdvoltageimportantfor
convergence of time-domain analysis. However, as described40
earlier, frequency dependent Ids(f) and hysteresis observed
commonly in conventional GaAs mESFET's are not included in
equation (11).
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Fig.3.1.Frequency dependentI-ds(f)comparison between
measureddataandcomputedmodeldataasa
function of frequency
An analytical I-V curve model has been developed by
including deep-level trap effects. Using the assumption of a
uniform doping profile and a gradual channel approximation
withthedepletionregionformationincludingthe
channel/substrate junction as shown in Fig.2.2, the drain
currentinthelinearregioncanbeexpressedas
follows[61,62]:Ids(x) qW(NDNteff)(hw(x) - d(x)) u(x)
41
(12)
where, W is the channel width, h is the channel depth, ND -
Nteffistheeffectivechannelelectronconcentration
including trapped electrons (Nieff) from the channel to the
substrate at the low frequency, d(x) is the depletion region
width toward a channel from the channel/substrate junction
interface, and w(x)is the depletion region width at the
Schottky gate junction.
2e R
d(x)=tm (V(x)+Vb)
LsnomEL2/ (13)
2e
w(x) =
q(No+NEL2)
(V(x)+0b-Vgs) (14)
where, V(x) is the potential at point(x), Vb is the built-in
potential of the channel/substrate junction,Oh isthe
barrier height of the Schottky gate junction, and R is the
ratio expressed in terms of Neff in the substrate and ND +
NEL2 in the depletion region of the active layer from the
channel/substrate junction as follows:
R
Neff
ND + NEL2Neff
By using a simplified velocity saturation mechanismpj
U(x)
LEx vEx
1+1E,/us 1+vVds/Lus
(15)
(16)42
whereAis the low field mobility,us is the saturation
velocity of the electron in the channel, L is the channel
length, andEx = dV/dx is the longitudinal field in the
channel.If the source and the parasitic resistances are
neglected,integrating from x =0to x = L yields the
analytical expression for the I-V curve in the linear region
as follows:
qWp. (ND-N;eff)rd. (h-w(x) -d (x) ) dV
Ids=L +tiVds/usJo
A ds 2Vds+d)b-Vgs l 2+24)b-Vgs
Vds 3- V 3 VP
us
17 3 W 3
207:Irds+vbii _(vb)11
V 3 V (17)
where, Vp is the pinch-off voltage and A is a constant as
given by:
A
Wilq (No + NEL2)h3
2e
NE) Nteff) . (18)
For a given Vgs, the maximum current Idssatoccurs at the
point where the channel is pinched off when V = V- ( dssat p
013 - Vgs). Therefore, Idssatcan be obtained at the onset of
saturation.
Idssat
3 A
[13a + 2a2 21iT{(1-a+b)4-b4}]
µV (19)
311,+ p(1-a)
Us
}43
where, a = (Ob - Vgs)/Vp and b = Vb/Vp. For drain voltages
beyond Vdssat,we apply a channel length modulation for the
output conductance increase with the effective channel(Leff)
as given by
Leff22-h
1/2
V
+ a 1
P
1
Vds
(20)
From equations (19) and (20), the analytical expression for
the I-V curve in the saturation region is given by
A (1 - 3a + 2a3/2) 2./R A((1-a+b)3/2 - b3/2)
Is -
3{Leff (1-a)} 3{Leff 1-71-".(1-a)}
us
(21)
AVD
Thus, we can represent equation(21)with the simplified
form including deep-level trap effects[1J.
Ids Idsi ids2
N-teff
ND 4. NEL2 + Nteff
1/2
(22)
where, Idsi, the first term of equation (21), is similar to
the conventional analytical I-V curve modelwith a gradual
channel approximation and abrupt depletion layer. The second
term of equation (22)exhibits the current reduction which
can follow the applied signal due to the self-backgating
effect at the channel/substrate interface. For a lowNeff
the self-backgating effect will be minimal.
To implement this time dependent I-V curve model intoa
circuit simulator with a low pass filter network having time
constant RbCb as shown in Fig.2.3, the threshold voltage44
dependenceon the EL2concentrationis derived as
follows[61,62]:
1\41 = 11401 CNEL2 DNEL2=I Vto I r2 riVbs (23)
where,Vtoisthethreshold voltage withouttheself-
backgating effect and C and D are positive constants related
to the channel doping profile and rl and r2 are first- and
second-order self-backgating parameters to be determined by
measurement.NEL2isdependentontheinducedfeedback
voltage,Vbs( Vds exp(-t/RbCb))at the internal self-
backgating node. Therefore, a model can be developed as a
modified Statz DC model including this new threshold voltage
with a self-backgating effect[2]:
B(Vg$ Vt. +riVbs +r241702
Ids (1 + )Vds)tanh(cads).
7:
1 + B(Vgs Vto r1Vbs r2IV-1;)
(24)
This time dependent I-V curve model has been incorporated
into PSPICE. The saturation currents Ids(f) for both DC and
AC curves as shown in Fig. 3.1 are compared to measured data
at0.1Hzand100kHz.Lower hysteresisandahigher
saturation current in the AC curve in comparison to the DC
curve are both predicted and observed. If the period of the
applied signal is longer than RbCb, electrons are trapped
when the drain-to-source voltage increases and are reemitted
when the drain-to-source voltage decreases. This causes more45
hysteresis at low frequency than at high frequency in the I-
V curve as shown in Fig. 3.1.
By differentiating equation (24) and using the small-
signal AC circuit model as shown in Fig.2.4,the small
signal model parameters can be derived for the saturation
region[16].
gm
dIds 0Vgseff (2 + BVgseff)
_
dVgs (1 +Mfds) (25)
(1 + BVgseff)2
dIds
gmbs dVbs (r1 + r2/14Vbs) gm
dIds
gds(DC) dVds I
Vbs= 0
sx(vgsvto)2
(1 +xvds) 1 +B(Vgs
Vtd)
(26)
(27)
where gmbs is defined as the self-backgating
transconductance,the effective gate voltage is Vgseff =
(Vgs Vto + r1Vbs + r2 Vbs
1/2
)and gds(DC)is the low
frequency output conductance as shown in Fig. 2.4. The self-
backgating parameters, r1 and r2, can be found by measuring
the output conductance at DC and AC and transconductance at
the quiescent Vgs, Vds, and time average Vbs Vds/2' From
equations, (25),(26), and equation (4) in chapter 2,
r
1+ r
2/14Vbs
Gds(AC) Gds(DC)
g.
. (23)
Our measured data yields Gds(DC) = 1.33 mS, Gds(AC) =
3.3 mS, and gm = 45 mS at a typical bias of Vgs = 0 and Vds
= 2.5 V for a conventional MESFET with W = 300 gm and L =46
0.5Am. From this we obtain r1 + 0.45r2 = 0.043, for example,
r2 = 0.006 if r1 = 0.04. By measuring the duration of the
long decay observed as a drain lag effect in the transient
response or by measuringflinthefrequency dependent
output conductance curve,the time constant RbCb can be
obtained with the value of about 1.6 cosec, which gives Rb =
1 GO and Cb = 1.6 pF.
This large value of Rb allows for the RC network not to
appear from drain to source in the pinch-off region. Also,
RC model parameters can be adjustedasa variation of
temperature affects the low frequency response. However, a
single time constant model displays a deeper and narrower
phase peak in the simulation of GaAs IC's. This could be
improved by employing a more complex filter network whose
frequency response more closely matches the measured data.
Therefore, there is a trade-off between equivalent circuit
model complexity and accuracy of dispersion analysis.47
3.2.2Voltage Dependent Capacitance Model
Devicecapacitances playanimportantrolein
determining the performance of MESFET integrated circuits.
Since the range of bias voltages, Vgs and Vgd, varies widely
from logic "1"state to logic "0"state in the digital
circuitsandDCbiasvariationsinthesaturationare
sensitive to shift operating points in the analog circuits,
the capacitance model should be valid in the wide bias range
for accurate GaAs linear integrated circuit design.The
well-known Miller effect is highly dependent on an accurate
determination of the gate-to-drain capacitance(Cgd).
Many versions of SPICE still use a simple capacitance
modelwhichdescribescapacitancesofSchottkydiodes
connected between the gate and the source and the gate and
the drain. Actually, two separate diodes, one between gate
andsourceandasecondbetweengateanddrainare
sufficienttocorrectlydescribeMESFET'sindigital
circuits since the usual frequency of operation is always
less than ft/2[33]. For example, the Curtice model treats
the gate-to-source capacitance as a nonlinear capacitance
represented by the diode junction capacitance.
Based on this simplification and assuming that the
channel doping profile is flat and that the boundary of the
depleted region is abrupt, these capacitances at the reverse
bias are given by the well-known law[58]:
Cgs
Cgo
- Vgs/ 1/2
(29)Cgd
Cgo
(1 -Vgd/0b)1/2
where, Cgois the zero bias capacitance and is given by
48
(30)
eqND
Cgo= (1/2)WL( (31)
2 0b
However, the channel has a finite thickness(h)and the
capacitance decreases rapidly near the threshold voltage Vt.
The dependence of Cgs and Cgd on Vds is not considered in
this simple model. To overcome the dependence on Vds, the
gate-to-source capacitance can be represented as
follows[56]:
Cgs
Cgo
(1 - Vgs/b)Mgs
+ CxVds (32)
where,MgsisthediodeidealityfactorandCxisa
parameter to account for the effect of Vds on the gate-to-
source capacitance. This representation of Cgs as a function
of both Vgs and Vds ismore accurate than that of a simple
model in equation(29). Using the proper values of these
model parameters, one can keep the Cgs equal to Cgd for zero
drain-to-source voltage,which reflectsthesymmetryof
drainandsourceterminalswithrespecttothegate.
However, the empirical expression of equation (32)is still49
difficulttofittheactualdevicecharacteristics
accuratelybecausethebehaviorforGaAsMESFETis
complicatedbytheearlyonsetofacarriervelocity
saturation.
The Cgsis the rate of the change of the free charge on
the gate electrode,-Qcifwith respect to Vgsatthe
constant Vgd. Similarly, the Cgd is the rate of the change
of the free charge on the gate electrode with respect to Vgd
at the constant Vgs. Therefore, Cgs and Cgd can be defined
analytically by
Cgs
dQg dQl
dVs dVs
+ CSW
dc21 dQg Cgd + Csw
dVd dVd
(33)
(34)
where Csw is the sidewall capacitance to be determined and
Qi is the space charge under the gate region.
Using the assumptions of a uniform doping profile,
Takada et.al.[63] were first to proposed the analytical
capacitance modelwhich describesthenonlinear voltage
dependent gatecapacitances,CgsandCgd.Theydefined
transitionvoltages,VtriandVtr2,thatclassifythe
interpolation region between the after and before pinch-off
region, Vgs < Vt + Vtri, the gate to source capacitance can
be expressed as[63]2 Cgs = WL(8)-1/[qNDE/( 013 - Vgs
)]1/2
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(30)
where Csw 76W/2 is the side wall capacitance. For the
transition region, VtVtr2 < Vgs < VtVtrl,
Cgs = Cpo(Vgs= Vt Vtr2)
[Csw + WL(8)-1/2(gliDe/(010
(VtVtr1)))
1/2-
Cpo(Vgs = Vt -Vtr2)][(Vgs (VtVtr2))/(VtrlVtr2))](36)
where,
Cp0 = LW tan -1[( 010 - Vt)/(Vt - Vgs)]. (37)
Cpois the Cgscapacitance after the channel is completely
pinched off(Vgs < Vt -Vtr2) .Since the drain and the source
are symmetric with respect to the gate,the expressions
describing the gate to drain capacitance Cgd can be derived
with the same form as those for Cgs.
For thenonuniform doping profile in ion-implanted
GaAs MESFET, Chen et. al.[64] developed an analytical model
which takesinto account the Gunn domain formationand
backgating.However,this model'sexpressionsarequite
complicatedanddonotincludedthechannel/substrate
junction modulation due to the deep-level effects. Recently
the channel depth has been more reduced and the doping
concentration has been more increased to obtain the high
performance characteristics of GaAs MESFET's. This results
in the low pinch-off voltage and the high transconductance.
Therefore, the use of an effective uniform doping condition
provides enough accuracy for high performance GaAs MESFET's.51
Using an effective uniform doping condition, we have
developed an analytical capacitance model which describes
the dependence on Vgs and Vds by deriving the stored charge
in the linear, saturation, and pinch-off regions. This model
is one which also includes the channel/substrate junction
affectsonthecapacitances,CgsandCgd,whichare
functions of Vds and Vgs. Fig. 3.2 shows the self-backgating
MESFETspace charge distribution before and after pinch-
off. The stored charge in region Iis a function of the
gate-to- source and drain voltages.The gradualchannel
approximationisstillapproximatelycorrectandthe
mobilityisnearlyconstantinthelinearregion.The
incremental position in the x direction in region I is given
using equations (12) and (16) as
dx = qW (ND-Njeff )(h-w (x) -dx) )(1 + ilVdi/Lit)s) Idsi (38)
Here, L1 is the channel length in region I andVdsl is the
voltage drop cross region I. Then, the charge in region I,
Q1, can be obtained assuming a uniform doping and equation
(38).
Ql=f
L,
fNEL2 Wqw (x)(ND )dx
0
LdV
=f D EL2 D q2W2 (N +N )(Nteff )(h-w (x) -d (x) )
0 (L
1+ pV
oi
/I)s) Idyl
(39)SOURCE
A//
k
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Fig.3.2. Self-backgating MESFET space charge distribution
with two asymmetrical depletion regions (a) before
pinch-off (b) after pinch-off.53
Since the differentiation of the drain voltage dV can be
obtained by equations (13) and (14) as follows:
dV q (ND+NEL2) = w (V) dw (V)
E R
q (ND+NEL2)d (V) dd (V) (40)
the drain current Ids]. in region I is given by equation (17)
as
Idsi
qW (ND-Njeff ) q (ND +NEL2
L1 + I.LVd1 /Us
{fvd, ) av) d
2(v) dd(v)I
q2Wp. (ND-Njeff)(ND +NEL2)
{1 1-(W2 (Vdi)W2 (Vs) )
E(L1 + tiVai/ Us)
-1 (Vdi)W3 (Vs))
3
1(d 3 (Vdi)d3(Vs))1
(41)
Therefore,the stored charge, Q1, in region Ican be
derived as follows:
Q1 = WL1q(ND+NEL2)
(w3(Vdj.)w3(Vs)) -14(w4(Vdi)w4(11,))f(vd,,vs)
3 (w3(v,,)_w3(vs), _ 03(vdo_d3(vs),
where, f(Vdl, Vs) is defined by
(42)
e [113dlV3s (95bVg+Vb) (Vd1)
f (Vdi, Vs)
3 2 + Vb(ObVg)(Vd3.Vs)
[q(No+NEL2)i
(43)54
In regionII,just at the boundary with regionI,the
current can be calculated assuming a simplified velocity
saturation mechanism as [65]
Ids
2
=bigNo Nteff)biWE, (44)
where Esis the longitudinal field which just causes carrier
velocity saturation and bl is the channel thickness at that
point and is given by
b1= hw(Vdl)d(Vdl).
(45)
If we equate equations(41)and(44)to require current
continuity at the junction between region I and II, then
uV, n
L1 = +
us
c(Np+NEL2)fli(w2(vdow2(vs),1 (w3(Vdl) w3(VS))h (d3(vdod3(vs))}(46)
Ese(hw(Vc1)d(Vd1))
where Vdl is given by[66]
2h n(LL1) 1
. Vdl= Vd Vs Essink[
2h
(47)
Therefore, the simplified charge in regionII,Q2,can be
obtained by
Q2 ==W(LL1)w(Vd1) b(No+NEL2)
(48)55
After pinch-off, the channel region under the gate is almost
depleted and only the lateral charge variation as shown in
Fig.3.2(b)contributes to Cgs and Cgd [63].
charges, Q3 and Q4, can be derived by
Q3 = 1/2q(ND+NEL2)W(hd(x))L3 = We fl(Vs)f2(Vs)
Q4 = We(0bVg+Vs)0 =WE(0bVg+Vs) tan-1
'f1(Vs)1
f2(Vs)
The lateral
(49)
(50)
where,L3representsthelateraldistanceduetothe
extended depletion region on the source side as shown in
Fig. 3.2(b) and
[] 0 = tan-1hd(x)
L3
f1(Vs) = ./V;./R(Vb+Vs)
f2(Vs) = [(0bVgVpRVb) + Vs(1R) + 2 ./VpR(Vb+Vs)iii
Therefore, the analytical capacitances,Cgsand Cgd,are
given by
- before pinch-off
Cgs
aVs
a(Qi+Q2)
csw
V V
g= const (54)56
Fig. 3.3. Voltage dependent Cs(Vas, Vds) comparison between
measured data and cdmputed model data.
Fig. 3.4. Voltage dependent Cgd(Vas,Vds) comparison between
measured data and comput %d model data.Cgd
raQi 8Q2
'77ll+ TC2i
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Cgs
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V V
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8(Q3'414)
Cgd a I
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(56)
(57)
Note that the pinch-off capacitance, Cpf, of equation (55)
can be replaced by Csw if Q2 = 0 (linear region).
Figures,3.3and 3.4show the voltage dependent
Cgs(Vgs, V ds) and Cgd(Vgsf Vds)comparisons between measured
data and computed model data .The measuredCgs(Vgs,Vds)
and cgd(Vgs, Vds) data, in Figures 3.3 and 3.4, was obtained
bymeasured S-parameter data takenfrom representative
half-micron gate length MESFET test devices (fabricated by
TriQuint Semiconductor - standard product) and was optimally
fitted by the computer optimization program FETFITTER of
Cascade Microtech,Inc.. The measurement was performed by
TriQuint Semicomductor of Beaverton,Oregon.The computed
model data was obtained by a simple BASIC program on the IBM
personal computer to compare with the measured data. In the
given example here, we have used a uniform channel doping
concentration of 3 x 1016cm-3
,EL2 concentraion of 1x
1016cm-3
,and a channel depth of 1 Am for a conventional
GaAs MESFET with W = 300 Am and L = 0.5 Am.Model data58
corresponds to the measured data except in the high drain
voltage saturated region. The reason for this discrepancy
may be the rapid reduction of charge variation in the high
voltage drain end. This capacitance analysis can be used to
reduce error more than in Larson's case[15] by including the
channel/substrate junction charge modulation. At Vds = 0 V
and Vgs =0V,Cgs and Cgdare both about250 pFas
predicted in Figures 3.3 and 3.4.59
3.2.3Subthreshold Current Model
As circuit density increases, power dissipation caused
by MESFET subthreshold conduction must be kept small.For
that reason, a GaAs FET tends to switchfrom a "barely on"
state to an "almost off" state. Therefore, it is important
to model the MESFET accurately in the subthreshold region to
calculateinverternoisemargins,gain,anddevice
capacity[26].
Two mechanisms caused by leakage current in thepinch-
off region are MESFET subthreshold conduction and Schottky
diode reverse bias conduction. At the high negative gate
bias, Schottky diode reverse bias conduction by the drift
current at the gate to the drain junction dominates MESFET
subthreshold conduction which mainly causes thelateral
diffusion current from the channel mobile charge gradient in
the depleted channel region.
Fig. 3.5 shows the cross section of self-backgating
GaAsMESFETinthesubthresholdregion.Ananalytical
subthreshold current model has been developed by a solution
of Poisson's equation including mobile electrons and deep-
level traps in the channel solved in one dimension along an
axis normal to the gate of the MESFET. The effective uniform
doping concentration(ND)is used for the narrow n-channel
depthwithEL2concentration(NEL2)andtheeffective
negativecharges(ceff) inthesemi-insulatingGsAs
substrate.60
Fig. 3.6 shows the self-backgating GaAs MESFET energy
band diagram(a)and channel electron distribution(b)in
the subthreshold regime.In the subthreshold regime the
edges of the depletion regions of the Schottky gate junction
and the channel/substrate(high-low) junction meet, depleting
thestructureandformingaparabolicminimuminthe
electron potential[67].In this regime the mobile charge
density which causes a subthreshold conduction is much less
than the fixed ionized dopant density. Therefore, by solving
Poisson's equation in the regions above and belowy = h, p =
4. CNDNEL2) and - qMisff, respectively,0(y) is given by
parabolic functions as follows:
0(y)= be
(y) =
CND NEL2) 2
(1rIrc)
ciNeff
2E
2E
[Y (h + dp)]2,
0 < y < h
(58-1)
h < y < h + dp
(58-2)
where, the channel depth yc and the minimum potentialOc at
y = yc are given by
2SE
yc = (1 + S)h - [(Sh)2 + ( Vgs - Vt + /Vds)]1/2
CNDNEL2)
(59)61
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Fig.3.5.The cross section of the self-backgating GaAs
MESFET in the subthreshold region.
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Fig.3.6. Theself-backgatingGaAsMESFETenergyband
diagram(a)and channelelectron distribution
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where, / is the threshold voltage correction factor due to
the channel length modulation and S is Nieff/(NDNEL2).
To derive mobile channelcharge (Qch)fPoisson's
equation is solved using Brew's method[68]including the
exponential terms representing mobile electronsin the
channel and mobile holes in the semi-insulating substrate.
The electron density in the channel and the hole density in
the semi-insulating substrate are given by
= ni exP[ fl( 0 0fnl,)]
P ni exP [ (fn2
(61)
(62)
where,Arfill and Ofn2 are the electron quasi-Fermi level at
the channel and the semi-insulating substrate, respectively
andfl = q/kT. The ni is the carrier density in intrinsic
GaAs. Therefore, the Poisson's equation can be expressed by
d2 qni
dy2
exP[ 0( 0 Ofn1)]1 0 < y < h (63)d20
dy2
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qni
exp[ $( Ofn2 h < y < h + dp.(64)
First, we can solve equation (63) for the channel using the
identity:
1 d d d0 d20
)2= ( )(
) 2 dy dy dy dy2
(65)
where, 0= Os at y= 0,(1) =' Ohat y= h, and0= Ocand
d/dy = 0at y = yc. After some calculations, wecan get
the electric fields at the y = 0and y = h.
d0
(2)1/2( firo)--1r' [exp{(of
dy ly=0 0fnl) ) (eXP(8 Cbc)
-exp( pos) ) )1/2
(66)
1/2 ( -1 r,[exp{ 0(of
Ofnl) )(exP(Oh) dy ly=h
exp( j1/2
(67)
where,r'is ni/(ND + NEL2) ,Of is the Fermi level of
electrons inthechannelinequilibrium,and Lbisthe
channel Debye length length. 4ch is found using Gauss's law,
which states that the electric fields multiplied by the
dielectric permittivity is equal to the charge, giving rise
to these electricalfieldsin equations(66)and(67).
Similarly,from equation(64),we can find the substrate64
mobile charge 0-subby hole in terms of Mieff. If we neglect
Qsubi the total charge of depletion region in the
subthreshold region is given by
Qch = Qchl + Qch2
where
Qchl =
Qch2 =
dO
E
dy Iy=0
d cb
E
dyy=h.
(68)
(69)
(70)
If we assume no drift current, then thereisonly
lateral current, which must be strictly a diffusion current
in the subthreshold region. Diffusion current is driven by
the gradient of electron density in the channel. We neglect
the diffusion current by the gradient of hole density in the
semi-insulating substrate. The reason is that hole mobility
is much less than electron mobility in GaAs. The diffusion
current density is defined by
Jdiff = qD
do
dx
kT
D
1.1.
q
(71)
Therefore, the subthreshold lateral diffusion current can
be derived as follows:Isub
WILL dQch
dx
[(exp(flOs/n)
(8)1/2wrille
021,10 [1 - exp(-Vds/2)]
exp (fl 0c/n) )1/2
exp( /3 Oc/n) )1/23
(exp(cbh/r)
65
(72)
where,n is an ideality factor of about 2 for diffusion as
an empirical parameter.
For Schottky diode reverse bias conduction, we used the
reverse diode current equation described by an expression
given by Dunn[69].
Id = A Jr Vd exp(- fitSVd) (73)
for Vd< 0 where Jris the diode reverse current andSis
the reverse-bias Schottky-barrier-lowering coefficient.
Fig. 3.7 shows channel electron distribution dependence
on Vgsand Vdsfor the subthreshold current model.The
channel charge gradient,which is caused by the applied
voltagesgiveslateraldiffusioncurrentasthemain
mechanism ofthesubthreshold currentinthepinch-off
region. The peak value of the channel electron distribution
decreases and the point of minimum potential moves toward
thesubstratewhenthenegativegate-to-sourcevoltage
increases.As the drain-to-source voltage increases,the
standard deviationofthechannelelectron distributionVds INCREASES
Pgs-Vti INCREASES
0
/\/\
1
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CHANNEL DEPTH FROM GATE
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Fig.3.7. Channel electron distribution dependence on Vgsand
Vdsfor subthreshold current model.
d -
105-
I 07-
d
300°K, W =30).1m, L= 0.5pm
MEASURED DATA
MODEL DATA
Vds= 0.5 V
Vds= 2.0 V
Vds=3. 5 V
1 1 /N0= 3x10
6
cm--
NEL2= lxlecITO
I I I
-0.9 -0.6 -0.3 0
EFFECTIVE GATE VOLTAGE, Vgs-Vt(V)
Fig. 3.8. A subthreshold current comparison between measured
data and computed model data.67
tends to reduce due to the self-backgating effect[1,3] at
the drain side.
This analysis gives the exponential relationship for
Isubvs. Vgs and the nearly linear relationship for Isub vs.
Vds.Fig.3.8showsasubthresholdcurrentcomparison
between measured data and computed modeldata.At high
negative Vgs,Schottky-diodereverseleakagecurrent,a
drift current in the gate-to-drainjunction dominates the
lateral diffusion current in the depleted channel region.
The subthreshold conduction region has been defined as the
regime of lateral current flow from the threshold voltage
down to the onset of gate voltage at which Isub begins to
increase due to this drift current.
In the example given here Vt is -1.4 V for Isub = 10 AA
at Vds = 2 V for a device size of W = 30 gm and L = 0.5 gm
and Fermi level pinning constant value ofOs = 0.65 eV, the
slope of log(Isub) vs. Vgs in the model yields 9 at 300 K
which corresponds to that of measured data which is 7. The
reason for the difference may be due to the assumption of an
effective uniform doping concentration and neglecting the
hole diffusion current in the semi-insulating substrate.68
3.2.4 Transit Time Delay vs. S-parameters
The transit time delay of the drain current which is
controlled by the gate and self-backgating voltages is one
of the important effects in the transient and AC operation
forhighfrequencyGaAsMESFETcircuitapplications.
AlthoughsomecircuitsimulatorsforMMICdesignhave
incorporated this transit time effect[31],in GaAs MESFET
models,there are still difficulties in finding a well-
definedMESFETmodelwhichincludeschannel/substrate
junction modulation in the microwave frequency range and the
effectivedelaysystemfunctionforincorporatingthe
transit time delay as a group delay.
The drain current Ids(Vgs(t), Vds) should be altered to
where7is equal to the transit time Ids(Vgs(t-T), Vds),
under the gate[49].
Ids(Vgs(t-T) ,Vds) =Ids(Vgs(t) ,Vds) -r ids(vgs(t),vds). (74)
In the frequency domain rather than the time domain, we can
generally define a transit time delay as a group delay which
can be obtained by differentiating the phase response 0(w) by
angular frequency (w)as follows:
d0(w)
T
dw (75)
For finite time delay in the small-signal model for high
frequencyoperation,gm(new),nowincludingtimedelay69
effects,canbemodeledinthefrequencydomainfrom
equation (74) by
gmb,,(new) = gmbs (1-jwr)= gmbs for wr < 1. (76)
Similarly, gmbs(new), due to a self-backgating effect which
causes a reduced thickness of the channel allowing pinch-off
of the channel from the backside as the drain-to-source
voltage increases, can be obtained by including transit time
delay in the frequency domain.
gm(new) = gm(1-jwr) = gm e-j('' forWT< 1. (77)
This effect is important to include in any small signal
model of device behavior if operation near cutoff frequency
(ft) is a possibility. To realize this transit time delay in
a circuit simulator, we can apply an approximation method to
the system function with a time delay given by
H(s) = E e'' = E/(sinh sr + coshsr) (78)
where E is an amplitude of the delay system function and s =
ju. However, the direct insertion of this simple expression
into thecircuit simulatorisnoteasy becauseofits
complexmathematical value. From the network analysis,the
higher order Bessel filter network can be synthesized to
obtain the accurate linear delay network which consists of70
passive elements. Using this approximation method to reduce
the complexity for modifying the PSPICE source program, we
canobtainasecondorderBesselpolynomialinthe
denominator of equation (78). Since the transit time delay
is related to the drain current in the transient analysis
and the transconductances, gm and grabs,in the AC analysis
in the circuit simulator PSPICE,we can obtain gm(new),
gmbs(new),and Ids(Vgs(t-T), Vds)including a time delay
effect by multiplying gm'globs,and Ids(Vgs(t), Vds) by a
second order Bessel filter function into PSPICE.
Consideraself-backgatingGaAsMESFETwith
transmission linesattached bothat the gate side with
transit time delay T1 and at the drain side with transit
time delay72.The overallelementsof the scattering
parameter are given by
Si
=S-Ie-j{9jj+w(Ti+Ti)} 13
for i,j = 1,2 (79)
where and B j jare the magnitude and the phase of self-
backgating GaAs MESFET with transit time delay effects and
(,)(7i+rj) =wEu(2,443)represents phase shifting by the attached
lossless transmission line with lengths of g,and gi
However, to avoid impedance matching problems using the
method of transmission lines attached at the gate and the
drain for transit time delay effects,our methodisto
include a transit time delay in the transconductance(gm) and
the self-backgating transconductance (globs)in the proposed71
self-backgating3-terminal AC MESFET circuit model.The
value of grabs can be determined by measuring the output
conductance at DC and AC and realizing an additionaldrain
current (gmbsVbs) flows due to the self-backgate voltage(Vbs)
at high frequency. To realize this transit time delayin a
circuit simulator, PSPICE, we have applied an approximation
method to the system function. A second order Bessel filter
function which is more linear in the phase than that of the
constant delay function and which is more gradual in the
amplitude cutoff than that of the constant delay Butterworth
filter is utilized.
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Fig. 3.9. A circuit configuration for S-parameter extraction
using AC simulations in PSPICE.
Fig. 3.9 shows a circuit configuration for S-parameter
extraction using AC simulationsin PSPICE.This circuit
configuration for S-parameters is presented which consists72
of two AC signalsources,Vg and Vd,superimposed upon
appropriateDCbiasatthegateanddrain.A matched
reference impedance(Zo = 50 0 )and the low pass filter at
the gate prevents feedback of high frequency components from
the drain[70]. S11 can be defined by the input reflection
coefficient with the output port terminated by a matched
load, Zo = 1/Y0 and is given by
Zi. Z.
S11Zin + Zo (80)
where Zin is the input driving impedance looking into the
gate terminal and can be derived using a small signal AC
equivalent circuit model neglecting parasitic elements.
-1
=
y12y21
Yuy22 + Y0
Zi.
]
[
(81)
The elements of the Y- matrix, y11, -11, Y12, y21,and y22, are
given by
yll =jw(Cgs+Cgd) y12 =-jwCgd
jwCb(l+Rbgmbse-J'T)
Y22 1 +jwCbRb
y21 = gm
}+ jw(cds÷cgd)+gds
- jwCgo ,
S21, the forward insertiongain, can be obtained when port 2
is terminated with Rd = Zo and Vo = 0(AC) and Vg = 2Eol(AC)
with Rs = Zo connected to port 1. S21 is given by[71]V2 2Y21Yo
S21 Eoi Clio+Y22(Y11+Yo) Y21)112
73
(82)
where V2 is the output node voltage. Similarly, S22 is the
output reflection coefficient and S12 is the reverse
900
± 180°
VgS= 0 V, VdS =2.5 V
, VgS = -0.5V , Vds= 4.0 V
90°
Fig. 3.10. Measured S-parameter data at both Vas = 0 V, Vds
= 2.5 V and Vgs = -0.5 V, Vds =4.0 V.
insertion gain with the input port terminated in a match
load, and they are given by
vi
Si2 = Fo2
Zout Zo
S22 -out + Zo
(83)
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where Zs:nit is the output driving impedance looking into the
drain terminal and V1 is the input node voltage with voltage
magnitudes of Vg = 0(AC) and Vd = 2E02(AC). Since y21 and
y22 are dependent on the transit time delay, this analysis
predicted the phase shift of S-parameters.However,the
phase shift of S-parameters is also related to the parasitic
elements of the actual GaAs MESFET. We can extracted the
computed S-parameters from AC simulations using
PSPICE employing the self-backgating MESFET modeland the
parasitic elements of the actual GaAs MESFET in the circuit
configuration as shown in Fig. 3.9. Fig. 3.10 shows measured
S-parameter data at both Vgs = 0 V, Vds = 2.5 V, and Vgs = -
0.5 V, and Vds = 4.0 V at the frequency range of 1 GHz to 25
GHz. The measured data for S21and S12is more sensitive
than that of S11 and S22 to bias voltages changes. At these
two particular bias conditions, we have compared S21 and S11
measureddataandself-backgatingmodeldatafora
conventional GaAs MESFET with W = 300 Am and L =0.5 Am as
shown in Figures3.11 and 3.12(fabricated by TriQuint
Semiconductor - standard product). For both bias conditions
there are no discrepancies between measured S-parameters and
computed model S-parameters if we incorporate a transit time
delay of 4 psec in the self-backgating model. In both cases,
the magnitudes of S-parameters are almost independent of a
transit time delay.However,the phase of S21 shows an
apparent deviation if the different values of 7= 0 psec and
T= 4 psec are used. Therefore, theinclusion of a transit76
time delay which accounts for the delay under the gate and
the self-backgate gives a better fit to the data and,in
particular, can match S21 phase with minimal error which is
hard or impossible to achieve unless a transit time delay is
included. If only voltage dependent capacitance values are
utilized, it is not possible to achieve a good fit to the
S21phase shift.77
3.2.5Nonlinear Large-Signal Model
The large-signal GaAs MESFET model has been described
for analysis of microwave nonlinear networks. At small-signal
levels,the behavior of GaAs MESFET's may be effectively
modeled by a circuit with ordinary linear elements, and the
circuit model can be retained for large signal conditions if
the proper elements are modified to reflect the large-signal
behavior[24,25,30,60,72].Fig.3.13showsalarge-signal
MESFET model with the input and output matching networks.
This model employs both linear and nonlinear elements which
are characterized by measurement or modeling.
In linear elements, parasitic resistances associated
with the GaAs MESFET(Rg, Rd, and Rs) can be measured using
anautomatedFukuiapproach[73].Theinductancevalues
associated with bonding wire connections(Lg, Ld, and Ls) are
analytically determined.Theself-backgating GaAsMESFET
model, consisting of capacitances between the source, gate,
anddrain(Cgs,Cgd,andCds),lineartransconductance,
output conductance and transit time delay for the drain
current is used in this large signal model.An internal
charging resistance(Ri)is also included for large signal
model accuracy.
The main nonlinear element for the GaAs MESFET is the
drain current. Since drain current is the ultimate source
for the power delivered to the output load, deviations from
linear behaviorinthiscurrentwillhavethelargest
effect. Nonlinear drain current can be expressed based on amodified Statz model fora large signal model asfollows:
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Fig.3.13. A large-signal MESFET model with the input and
output matching network.
, fl[Vgs(t-r) - Vt + riVbs(t-r) + r2(Vbs(t-T))1/2
j2
Ids
1 + B[Vgs(t- )- Vt + riVbs(t-T) +r2(vbs(t-r)}112]
tanh[a Vds(t)]. (85)
However, if the GaAsMESFET operates at normal bias region,
the drain currentasafunction of Vgs and Vbs can be
described by a power series with order-dependent transit
time delays.Ids = (gm1Vgsgmbs1Vbs)exP(-jw T1)
(gm2V4s gmbs2Vkis)exp(-j tol T2) +
wheregnu.,gm2,
79
(86)
anda-mbs1,gmbs2,arereal
coefficients and Ti,T2, "' are time delays. For low
distortionlevels, a higher orderpowerseriescanbe
truncated.In addition at the extremes of positive gate
voltage and large positive drain voltage, respectively, the
nonlinear forward-bias current and gate-to-drain breakdown
current flow. The effect,in both cases,is to limit the
current delivered to the load and to clip the output voltage
waveform[28]. Therefore, these currents will also affect the
gain compression at large-signal levels and contribute to
the harmonic content in the current and voltage waveforms.
In the large signal simulations the Schottky diodes are
characterized by modeling the standard diode equation with
theadditionofatermrepresentingtheavalanche
breakdown[56].
Id = Isat [exp(sVd) - 1 - exp(- $ (Vd + VB))] (87)
where0 is q/kT and VB is the avalanche breakdown voltage.
'sat, the reverse saturation current, is generally unknown;
however, due to the exponential dependence on Vd, its exact
value is not very important, and may be taken in therange
of several nA.80
In this model, the nonlinear current Id(drain current),
Ig(forward-biascurrent),andIb(gate-to-drainbreakdown
current), are assumed to be functions of the instantaneous
internal gate voltage Vg and drain voltage Vd. This feature
allowstheuseof,essentially,DCmeasurementsto
characterize these currents. As an example of use of the
model, 300 Am x 0.5 gm gate conventional GaAs MESFET has
been chosen to characterize thesecurrents. Fig.
3.14(a) shows the gate-to-drainbreakdown current
characteristics and Fig.3.14(b)illustrates the gate to
source forward-bias current, which is assumed dependent on
Vg only,and exhibits the typical Schottky-diode current
behavior.
An analysis of the large-signal model as shown in Fig
3.13resultsin coupled,complex,simultaneous algebraic
equations, with Vg and Vd as the independent variables in
the frequency domain. The matrix representation of the two
complex equations can be derived as follows[25,72]:
all a12-
a21 a22
where,
Vgs
Vds
b (V Vds) 1, gsfds
b2(Vgs, Vds)_
(88)
all 1 + jw[(Z2 + Ri)Cgs + (Z1 + Zs)(Cgs + Cdg + jwRiCgsCdg
a12 =jw[-(Z1 + Zs)Cdg + Z2[Cds + Cbs/(1 + jwCbsRbs)]81
a21 =jw[Z2Cgs-(Z3+Zi)(jwRiCgs + 1) (Cds + Cbs/(1+jwCbsRlos))]
a22 =1 + jw[Z2{Cds + Cbs/(1+jwCbsRbs)} + (Z3+Z1)(Cdg+Cgs)]
bi(Vgs, Vds) = - (Zi+Z2+Zs)Igs + (Z1 +Zs)IdgZ2Ids + Vs
b2(Vgs, Vds) = - Z2Igs - (Z3+Z1)Igd - (Z2+Z3+Z1)Ids + VDD
and Z1 = Rg + jwLg, Z2 = Rs + jwLs, and Z3 = Rd + jwLd.
The nonlinearityinthisequationiscontainedinthe
elements Ids, Idg, and Igs, which depend on Vgs and Vds. The
nonlinear currents dependence on Vgs and Vds are given by
Ids = gmexp(-juur )Vgs+GmbsexP(-jwr )
j w CbsRbsVds
1 + jw CbsRbs
Igs= Isat(exp(OVgs
)- 1 - exp { - fi(Vgs + VB))]
(89)
(90)
- - exp(-s -Vgs-VB)}]. (91) 1dg = Isat[exP(O(Vds-Vgs)) 1 (Vds
Matrix representation of equation (88) defines Vgs and Vds
onlyimplicitly andthesystem is best solved
computationally using an iterative technique.
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derivatives and integrals, the time domain expression for
the large signal MESFET model may be more difficult to
obtain than the simple expressions in the frequency domain.
A large-signal RF sinusoidal signal is applied at the gate
and the drain voltage waveform is measured to observe the
harmonic content at large-signal levels. The absence of the
higher harmonicsin the measurement would mean that the
drain voltage waveform must be a simple sinusoid[25].To
verify the large-signal MESFET model, PSPICE simulation has
been performed using a nonlinear behavioral option in PSPICE
with a subcircuit approach. Fig. 3.15 shows the AC large-
signal characteristic comparisonbetween measured data and
simulated model data.84
3.3THE RESULTS AND DISCUSSION
A new three-terminal self-backgating GaAs MESFET model
has been developed with a frequency dependent I-V curve and
voltage dependent capacitances by presenting
channel/substratejunctionmodulationasanessential
featureofaconventionalGaAsMESFET.Thismodelcan
simulate low frequency anomalies by including deep-level
trap effects. These cause transconductance reduction due to
electron emission from EL2 in the depletion wide change at
the edgeofthe Schottky gate junction and the output
conductance toincreaseduetothetimedependentnet
negative charge concentration in semi-insulating substrate
as a result of self-backgating effects with the applied
signalfrequency.This model affords new analyticalI-V
characteristic expressions in equations(17)and(21)in
this chapter andimplies the requirementofalow EL2
concentrationinthesemi-insulating GaAssubstratefor
minimallowfrequencyanomalies.Thismodelhasbeen
incorporated into PSPICE and includes a time dependent I-V
curve model, a capacitance model, an RC network describing
the effective substrate induced capacitance and resistance,
and a switching resistance providing device symmetry.An
analytical capacitance model describes the dependence of
capacitance on Vgs and Vds and is one which also including
thechannel/substratejunctionmodulationbytheself-
backgating effect.
An analytical subthreshold model has been developed by85
including the channel/substrate junction modulation due to
deep-level traps(EL2)and the Fermi-level pinning at the
Schottky gate junction. The threshold voltage dependence on
Vds due to self-backgating effect determines the nearly
linear relationship between the lateral diffusion current
and Vds. A comparison of the slope of log(Isub)vs. Vgs
shows reasonable agreement between measured data and model
data. As an extension of the self-backgating AC small-signal
MESFET model, a large-signal MESFET model has been developed
for design of nonlinear building blocks, such as mixers and
limiting amplifiers.
S-parameter errors between previous models and measured
data in conventional GaAs MESFET's have been reduced by the
including a transit time delay in the transconductances, gm
and grabs, in a well-defined self-backgating MESFET model. As
aconvenient extration method, a new circuit configuration
has also been proposedfor extracting S-parameterswhich
accurately predict measured data.S-parameter comparisons
for MMIC designs show good agreement between measured data
and model data at the different bias conditions. This model
can be used to simulate low frequency effects in GaAs linear
integrated circuit design as well as to evaluate microwave
characteristics for MMIC design.86
CHAPTER 4
APPLICATION OF MODELS IN LINEAR GaAs CIRCUIT DESIGN
4.1INTRODUCTION
As the viability of GaAs MESFET IC technologies becomes
apparent through the demonstrated performance of high-speed
digitalcircuitsandmicrowaveintegratedcircuits,
considerable interest is being focused on the realization of
precision analog integrated circuits. However, progress to
datehasbeensomewhatlimitedbydeviceanomalous
characteristics and a lack of accurate device models and
design strategies. These anomalous characteristics have had
a profound impact on the performance of precision analog
circuits such as switched-capacitor filters and high-speed
analog-to-digital(A/D)converters.Most conventionalGaAs
IC's are fabricated by direct ion-implantation into a semi-
insulating GaAs substrate grown by the Czochralski method.
In the digital GaAs logic families, Schottky Diode FET
Logic(SDFL) is the closest to commercial realization because
it uses depletion-mode MESFET's leading to higher yields.
Direct Coupled FET Logic(DCFL) circuits, however, offer the
most potentialfor ultra high-speed operation and high
current density.Several other logic families that have
been,or are also,under consideration include composite
logic, Source Coupled FET Logic(SCFL), and Tunnel Diode FET
Logic(TDFL){33,74,75,82]. Especially, thedifferential
nature of SCFL improves the speed and noise margin immunity87
to temperature and process variations to be utilized in LSI
applications.One of the typical GaAs digital integrated
circuitapplicationsisthewidebanddigitalsignal
processingsystemwhichconsistsofapreprocessor,a
programmable signal processor,and a data processor[25].
GaAs digital integrated circuits will play an important role
in preprocessors such asthe demultiplexing and digital
filtering, where the highest speeds are needed but where
chip complexity is not a dominating factor.
GaAs microwave integrated circuits have become the
standardactiveelectronicdeviceforanalogmicrowave
circuits above 1 to 2 GHz. Monolithic GaAs IC's have moved
intothemainstreamofhigh-frequencyandhigh-speed
instruments,and a wide variety of instrument types and
manufacturers have come to market using GaAs IC technology.
OneofthemostimportantfeaturesofMMICsisthe
capability to provide several circuit functions integrated
into a single chip which offers extraordinary advantages in
terms of size, weight, cost, and reliability. Much effort
has been put into MMIC research, development, and production
because of the potential huge advantages to be gained in
their employments[76]. Even at relatively low frequencies in
the1GHzfrequency range,GaAsisfavored over Sifor
certain applicationseven though integrated Si devices can
achieve the required performance. The most notable advantage
is that of superior radiation hardness in both nuclear and
space applications.88
DC-coupled analogintegrated circuits whichare
sensitive to low frequency anomalous effects and,in some
cases, to the device linearity are characterized by a lower
integration density, but they process broadband, and small
or large signals. A low frequency noise is the most severe
limitationtotheperformancesofwidebandamplifiers,
baseband oscillators, and low noise mixers below 1 MHz. A
sidegating offset limits the design of the very high gain,
densely packed amplifiers that would oscillate because of
positive feedback. Consequently,the current lag effect on
fast comparators for A/D converters affects a dynamic offset
voltageforlowfrequencyinputsignals[33].Themain
advantages in analog circuit application in comparison to
silicontechnologyliewithsampled-analogapplications
making use of the ability of GaAs MESFET's to be used both
as fast switches and as linear devices.
This chapter begins with a discussion of analog opamp
design techniques.Short channel GaAs devices exhibita
lower ratio of transconductance to output conductance which
directly affects intrinsic voltage gain, and a variety of
techniquesaredeveloped toovercometheselimitations.
Also, a new set of current mirrors are presented that are
optimized for implementation in GaAs technology.
In the next section,as an application of the new
models describedinthe chapter3,alinearICdesign
example is demonstrated by simulation of and comparison to
the measured characteristics of a 3-stage GaAs operational89
amplifier fabricated by a conventional half micron MESFET
technology. The main results are the gain and phase response
as a function of frequency, the transient response with an
ideal input pulse, and oscillator characteristics of the 3-
stageGaAsoperationalamplifier.Comparedtogeneral
purpose monolithic silicon bipolar opamps, this broad band
GaAs amplifier has high frequency performance, low gain due
to low andand worse offset voltages. In the design of this
GaAsopamp,wefirstused adouble-endedcascode
differential stage, a second single-ended cascode
differential stage for high gain, interstage level shifters
compatible with depletion-mode GaAs MESFET DC
characteristics,and,finally,aninternalcompensation
techniquewithforwardblockingcomposedofasource
follower and a feedback capacitance for stability.
4.2THE APPLICATION
4.2.1Analog OPAMP Design Technique
The GaAs operational amplifier has characteristics
similar to general-purpose silicon operational amplifiers
butexhibitsahigherunitgainfrequency.Themajor
drawbacks of this opamp are low open-loop gain and low
common-mode-rejection ratio. For the general purpose opamp,
some characteristics should be required such as an open-loop
gain of at least 1000, wide power supply operating range,
and a common-mode input voltage range and output voltage90
swing that increase with supply voltage[77].Temperature
compensation technique for stable phase margin have to be
considered in the design as well. The NMOS opamps literature
does provide some circuit analogies for MESFET designs. The
analogies exist because both technologies yield low gain per
stage amplifiers which forces the use of double-ended to
single-endedconverters,cascodedesigns,andcurrent
bleederstoachievehighopen-loopgain.The0.5 Am
depletion-mode GaAs MESFET has a gm/gds of about 9.3 when a
MESFET is in saturation and the 1.0 Am silicon MOSFET has
that of 11 at the saturation region[79]. Sincegm/gds is
proportional to gate length, gate length could be increased
in portions of the circuit which are inherently wide-band,
to begin with such as active loads and source followers. The
NMOS device is used to realize level shifting of several
volts between the gate and the source. However, the level
shift of the GaAs MESFET is restricted to less than 0.7 V
using the forward Schottky diode characteristic. Because of
this,GaAs MESFET current mirrorsandinterstagelevel
shifters will have a different topology than NMOS designs.
To enhance the intrinsically low GaAs MESFET voltage
gainat highfrequency,theschematicsofsingle-ended
invertingamplifiersarepresentedinFig.4.1with
effective circuit modification.These circuit variations
includecascodes for increasing voltage gain, gm enhanced
cascodes, and double cascodes with a long gate active FET91
load[78]. Amplifier 1is a basic common source amplifier
with a depletion-mode MESFET load whose gain is given by
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Fig. 4.1.The schematics of single-ended inverting
amplifiers with effective circuit modification.Avi
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gdsl gds2
The gain of amplifier 1 is limited because ggsi and a-ds2are
largeinshort-channeldevices,especiallyathigh
frequencies. Therefore, the gain is smaller than desirable
for a high performance analog circuit. The use of a cascode
gain stageisa popular techniquein analogintegrated
circuit design to improve the gain and the bandwidth. The
gain of the cascode amplifier, amplifier 2, is given by
Av2
gm3
gdsl
(2)
Amplifier 3 produces a gain enhancement by exploiting the
early saturation phenomena that are typically observed in
short-channel depletion-mode GaAs MESFET's[34,80].In the
self-booth strapped active load(T1&T2),the threshold
voltage of the feedback MESFET(T1)is made more negative
than the primary(T2), to ensure that the latter is biased to
operate in the current saturation region to realize the full
benefit of technique. If both transistor Ti and T2 are in
the saturation region, then T2 acts like a source follower,
keeping the drain-to-source voltage across T1 constant. The
resulting output conductance of the load can be approximated
by93
gdsl
gout (3)
1gm2/gds2
Thisisasignificantimprovementoverothergain
enhancementtechniquesinshort-channelMESFET's.The
corresponding relationship between transistor widthsand
threshold voltages may be approximated to[34]
WT2 Vtl -
WT1 Vt1 Vt2
2 (4)
It is apparent that if a single threshold voltage were used,
it would not be possible to achieve current saturation in
the primary FET, as the ratio WT2 /WT1 would be too large to
be implemented in practice. If this enhancement is applied
to both the driver and the load of amplifier 3,the gain of
amplifier 3is given by
Av3 =gm4/(
gdsl gds3
1gm2/gds2 1gm4/gds4
(5)
This circuit can also reduce the power dissipation which is
only slightly higher than that of amplifier1,but the
bandwidth of the circuit isslightly degraded by Miller
capacitance contribution of T3. Amplifier 4 is based on an
application of an NMOS gain enhancement technique[81].In
this circuit, a large current flows through transistor T4,94
increasing its transconductance,whileasmaller current
flows through T2,resulting in a reduced drain-to-source
conductance.TransistorT1actsasacurrentsource,
supplying the extra currentto T4. As a result, the gain of
this stage can be approximated by
Av4 =
gm4
gds2
(6)
Thedisadvantage of this technique is that the DC level of
output voltageand the power dissipation are higher than
the other techniques. Amplifier 5is a cascode amplifier
with a modified load which provides the appropriate DC bias
for load transistors. The gate Ti follows the source of T2.
The conductance looking into the source of T2 would begds2
only if the drain was at small-signal ground. Indeed, it is
not, but rather is following the source voltage at a gain
slightly less than one. This greatly reduces the current and
effectively decreases the load conductance(Gload) to
Gload
gds1
2gm2/gds2
(7)
Since the driving conductance(Gdrive) can be obtained by a
similar procedure when Vin is tied to ground, the gain of
amplifier 5 is given by:Av5 = -gm4/(
95
gdsl gds3
+ ) (8)
21- gm2/gds2 2 + gm4/gds4
However, the gain is somewhat less in the actual circuit
because the circuit accomplishes the level shifter consisted
of T5, and T6. Since this is also a cascode stage, the gate-
to-drain capacitance of T4 is not multiplied by the voltage
gain of the amplifier due to the Miller effect,andit
appears that there is no reduction in bandwidth compared to
amplifier 1. Amplifiers 6 and 7 are double cascode amplifier
without and with a long gate active load, respectively to
obtain higher a voltage gain than any other previous scheme.
However, one typical disadvantage of these amplifiers is a
circuitstabilityproblem.Fig.4.2showsasimulated
voltagegaincharacteristiccomparisonofsingleended
inverting amplifiers by PSPICE circuit simulation using the
new self-backgating GaAs MESFET model.The differential
amplifier is often used in preference to the simple ended
amplifier by virtue ofits relatively large common mode
rejection ratio. Here, the differential amplifier techniques
willnotbedescribedindetailsincetheprevious
techniquesfor the enhancement of single-ended amplifier
voltage gain can be applicable to differential amplifiers as
well.
For shifting the dc level of a signal in the negative
direction,itsuffices simply to insert the appropriate
number of forward biased Schottky diodes into the source of96
the source-follower MESFET as shown in Fig. 4.3(a). Although
it is possible to choose the current density in the diodes
by specifying the diode area and the sizes of the MESFET's,
the range of adjustment of the voltage across each is rather
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Fig. 4.2.Simulated voltage gain characteristic comparison
of single-ended inverting amplifiers.
small, approximately 0.65 V. The diodes should, in practice,
be chosen to ensure as low as possible an output impedance
for the source follower,a high bandwidth.To shift the
signal level in the positive direction, the diode chain can
be used in reverse as shown in Fig. 4.3(b). In this circuit
the impedance at the foot of the diode chain is too low to
connect to any normal circuit, so a source follower is used
to raise the impedance. Transistor T2 acts asa circuit
source balancing that of both transistor T1 and T3.Its
width should be the sum of the widths of those MESFET's[33].97
Some high-performance GaAs MESFET current mirrors are
shown in Fig.4.4 which exploit the high speed of GaAs
technology. The desirable properties of a current mirror are
lowinputimpedanceandaccuratecurrentscaling.The
typical depletion-mode GaAs MESFET current mirror circuit as
shown in Fig 4.4(a), is based on a modification of that of
enhancement-mode NMOS technology. A chain of forward-biased
diodes is used to shift the level of the gate with respect
to the drain byafixed voltage.A current sourceis
employed to keep the diodes in the forward biasedregion.
The limitations of the technique arise from the use of the
current source transistor, T2, to maintain theappropriate
drain-to-gate voltage. Therefore, the minimum input current
Iin is limited to the Id, which is the current thatbiases
the forward-biased level shifting diodes. Also, themaximum
input current is limited to the value that causes the gate
diode to draw significant forward-biased current. The ratio
of currents between the output and the input is adjustedby
varying the widths of the devices Ti - T4. In particular, if
the effects of channel length modulation are neglectedand
if 03/01 . $4/ $2 =-i,then
'out = 'in = 1
(9)
and the small-signal input impedance of the currentmirror
is approximately 1/gml. This current mirror can be employed
to yield open-loop current amplifiers with extremely lowVDD VDD
T1 T1
VDD
Vi
C
T2
VSS
(b)
Fig.4.3.The schematicsof GaAs MESFET
circuits.
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Fig.4.4.The schematicsof GaAs MESFET current mirror
circuits.99
distortion because 1is valid over a wide range of input
currents.Also,thesmall-signalcurrentgaincanbe
demonstrated to be
Iout_ gm3 g1
(10)
Iin gml + gdsl + gds2 gl + gds3 + gds4
when the effects of diode resistance are neglected. Here gl
is a load conductance. In addition, the small-signal input
and output conductances are given by
goutgds3 + gds4
gin = gml + gds3 + gds4. (12)
Fig. 4.4(b) shows a more advanced GaAs MESFET current
mirror circuit[77]. If T3 is the same width as T4 and if all
FET'sareinsaturation,thenIoutisequaltoIin.
Transistors,TlandT2,areincludedtodecreasethe
apparent output conductance of T3 and T4 and diode D1 and D2
providealevelshiftsufficienttomaintainT6in
saturation. Likewise, D3-D6 are used to maintain T1, T3, and
T4 in saturation. T1 -T4 are chosen to be the same width, and
that width is picked so that the FET's will have zero gate-
to-source voltage with a nominal drain current of Iin.
The output impedance and linearity of the current
mirror can be improved through a technique similar to the
Wilson current mirror often employed in bipolar or MOSFET
circuits.Thistechniquelinearizesthecircuit through100
negative feedback,resulting in a more accurate transfer
function and reduced distortion.A schematicofaGaAs
MESFET Willson current mirror is shown in Fig. 4.4(c). Here,
the forward-biased diode technique described for the simple
current source has been employed again to keep the input
device in saturation. The small-signal output conductance of
this GaAs depletion-mode Willson current mirror can be given
to be approximately[35,81]
gout
gds5(gds3 + gds4)
gm5
(13)
which is a substantial improvement over the simple current
mirror scheme. Another manifestation of the increased output
impedance of the GaAs Wilson current mirror is the reduced
distortion which the circuit exhibits at high levels of the
drain-source conductance.101
4.2.2Linear IC Design Example - GaAs OPAMP
This section has dealt with the extensive subject of
GaAs amplifier design and particularly design of the 3-stage
GaAs amplifier using the new self-backgating MESFET model,
as describedin chapter3,which can simulate thelow
frequency anomalies of this GaAs amplifier. The design of
the GaAs amplifier is significantly different from that in
NMOS or CMOS technologies because of the unique properties
ofGaAsdepletion-modeMESFET's.Inparticular,GaAs
amplifier suffers from intrinsically low voltage gain and
high threshold voltage non-uniformity which cause large off-
set voltage. Since forward-biased Schottky diodes must be
employed for level-shifting, the high series resistance of
these diode can result in a great deal of gain degradation.
AsalinearIC design example,a3-stage GaAs
operational amplifier has been designed using the new self-
backgating MESFET model. This GaAs amplifier also has been
fabricated by TriQuint Semiconductor,Inc.of Beaverton,
OregonusingtheirconventionalhalfmicronMESFET
technology.TheGaAsoperationalamplifierhasthree
invertingstages,series-shuntfeedback,andinternal
compensationwithforwardblockingtoachieveunique
stability.ThelowfrequencyanomaliesoftheGaAs
operational amplifier are accurately predicted using the new
self-backgating MESFET model. An overall schematic of the 3-
stage GaAs operational amplifier is shown in Fig. 4.5. TheV/141
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IM MI
I
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I
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Fig. 4.5. An overall schematic of 3-stage GaAs operational
amplifier.
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operational amplifier.103
fabricated and packaged 3-stage GaAs operational amplifier
is shown in Fig. 4.6.
The 3-stage GaAs operational amplifier has a series
shuntnegativefeedbackloopattheoutputstagefor
stability and bandwidth improvement. The input
stage(amplifier 1) is asource-coupleddouble-ended
differential amplifier whose output signals are applied to a
second stage single-ended differential amplifier(amplifier
2). The second stage is a cascode amplifier which provides
high gain and wide bandwidth at high frequency. Frequency
compensation feedback is applied through a source follower
and a capacitor from the third stage(amplifier 3) output to
one of thecascode amplifier inputs.This compensation
scheme is internal pole splitting compensation with forward
blocking,similar to Miller compensation[83].The output
stage drivesa50 fl resistor to accommodatelargeDC
currents for wide output voltage swing. A voltage regulator
at the input stage and interstage level shifters with diodes
are utilized for adjusting DC bias levels.
The differential and common mode gains of the input
stage are given by-
Adml
Acml
gml
gds3 gdsl
gml/gds3
1gdsl/gds3Rs(gml gdsl)
(14)
(15)where
Rs
2(gm5gm6 gds5 gds6) 2gds7
gds7(gds5 gds6)
104
(16)
Two input signals, Vim. and Vin2, are connected with input
protection and matching by a 50a resistor. A source-coupled
current source(T5, T6, and T7) is used to obtain an accurate
DC operating voltage of - 2.5 V from a voltage regulator
using series diode voltage drops. Mismatch induced offset is
an important aspect of the performance of thedifferential
amplifiers and produces differential voltage at the output
that is indistinguishable from the signal being amplified.
The offset voltage of a GaAs amplifier, which is defined as
thedifferentialinputvoltagerequiredtobringthe
differential output voltage to zero, is a critical parameter
associated with transistor mismatches of an input stage. For
theinputstageofthisGaAsamplifier,byignoring
parasitic resistance effects, the offset can be approximated
to be[81]
VoffVt1Vt2
( 03/ 01)1 /2 vt3 ( )34/ 02)
1/2v
t4 (17)
where the devices are assumed to be insaturation and 01- 04
correspond to the gain factors of transistors, T1-T4,in the
input stage. Therefore, identical transistors(T1, T2,T3, and
T4) have been used with Idss = 2.1 mA, gm = 2.3 mS, and gds105
= 0.17 mS at the DC bias voltages of Vds = 2.5 V and Vgs = 0
V. The second stage has higher gain than first input stage
because there is no problem with the input offset. A cascode
amplifierisaseriesconnectionofacommonsource
amplifierandacommongateamplifierforgoodhigh
frequency response. The differential and common mode gains
of the cascode amplifier are given by
Adm2
Acm2
gmll(gml3gds13)
2gds11(gds13gds15)2gds15(gm13gds13)
gdsllgmll(gml3gds13)
2gds13 2gds15[1 -I- X gds11(gm13 gds13)]
(18)
(19)
where, X = 1 gmll/gds17 1/(gds11 gds17) The output
resistance of thecascode amplifier at the output node is
1/gds15 =3KO .Feedback capacitance(CF)for pole-zero
cancellation is connected to the gate of T12 at the cascode
amplifier input node. The gains of output stage are equal to
those of input stage. Therefore,overall voltage gain of
this GaAs amplifier including a series-shunt feedback at the
output stage is approximately given by
Adml Adm2 Adm3
Av (20)
1 + Adm3 R5/(R4 + R5)106
A voltage regulator at the input stage and interstage level
shifters with diodes are utilized for adjusting, accurately,
DC bias levels. Diode sizes depend on the Schottky diode I-V
characteristics in the forward region(L = 0.5 gm, W = 100 gm
for Vd = 0.625 V and Id = 2.1 mA).
The opamp is internally compensated such that single
pole roll-off dominates the open-loop frequency response.
Internalfeedback compensation,as opposed to external
compensation, isusedfortworeasons.First,the
frequencies at which the compensation network must operate
areso high(>afew GHz),that the parasiticseries
inductancetotheexternalnetworkwouldpresentan
unacceptably large impedance at these frequencies. Second,
feedback compensation is used because of the insensitivity
of the unity-gain frequency to device parameters and because
of the small required compensation capacitance. However, an
internal feedback compensation can result in instabilities
due to the right-half plane pole.
/Frequency compensation feedback is applied through a
source follower and a capacitor(CF) which is used tocreate
a dominant pole as well as to introduce aright-half plane
zero in conjunction with the output resistance of thethird
stage amplifier. The new right-half plane zero caused by
feed forward through CF[83] degrades the pole response by 90
degrees atthe highfrequency,and also resultsinan
overshoot of gain response. To eliminate this undesirable
right-half plane zero and to get the desirable dominant107
pole, we have had to choose CF = 25 fF which is placed in
series with a source follower. This opampwas drawn using
the ICED graphics layout editor and analog standard cell
library. Fig.4.6 shows a chip photograph of the 3-stage
GaAs operational amplifier.
In the PSPICE circuit simulations using a self-
backgating 3-terminal small-signal AC MESFET circuit model,
we have obtained amplifier performances for gainof Av = 35
dB and a gain bandwidth product of ft = 4 GHz with a ratio
of gm to ads/and of R = 13.6 which matches the actual
-
transconductance values.Fig.4.7.shows gain and phase
response of the 3-stage GaAs operationalamplifier as a
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functionoffrequency,andFig.4.8showsatransient
response of a 3-stage GaAs amplifier. As shown inFigures,
4.7 and 4.8, measured data of this opamp corresponds to the
model data except for a small discrepancy at low frequency.
This may come from higher hysteresis in the low frequency
region. Output current lag in the time domain and high low-3
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Electrical
Parameters
Measured
Data
Simulated Data Units
JFET
Model
Self-Backgating
Model
Ids (Vds=2.5V) 4.1 4.7 4.2 mA
VT (Ids=30gA) -1.6 -1.6 -1.6 V
Gm 4.5 6.0 4.6 mS
Gds 0.33 0.33 0.33 mS
R = Gm/Gds 13.6 18.2 13.9 -
Vd (Diode) 0.625 0.628 0.628 V
Is (Diode) 5.0E16 2.6E16 2.6E16 A
Av (H/L) 34/48 43 35/53 dB
ft 4 6 4 GHz
CF (Freq Comp) 25 50 25 FF
Cgs 34.5 34.5 32.1 FF
Cds 9.6 9.6 9.6 FF
Cgd 4.5 3.9 41.3 FF
Rs 9 9 9 a
Ls 0.2 1 1 pH
Ld 3.6 0 5.5 pH
Lg 4.6 0 6.3 pH
Output Node
DC Bias
-0.01 -0.023 -0.007 V
Output Swing
-0.1 <Vin <0.1
-4 -3.1- 3.8 --4.9 - 3.7 --3.4 V
Pd (Power Dis) 0.46 0.454 0.456 W
Rin (Input Imp) 50 50 50 a
Ro (Output Imp) 32 31 33 a
Device parameters are based on W = 30 gm, L = 0.5 gm, and
Vgs = 0 V, Vds = 2.5 V.
Table 4.1.The electrical characteristics of 3-stage GaAs
operational amplifier.111
frequency voltage gain in the frequency domain are both
predicted and observed. The phase characteristic has an 80
degree margin around fb = 1.5 GHz which is suitable and
normalforopampoperationwithouthighfrequency
instabilities. Fig. 4.9shows oscillator characteristics of
a 3-stage GaAs amplifier by connecting external feedback
capacitance between the output terminal and the noninverting
terminal.Thesimulatedoutputvoltagewaveformisa
sinusoidal wave with a period of 20 nsec and an amplitude of
100 mV. However, the measured output voltagewaveform is a
quite distorted sinusoidal wave with the same period as the
simulated voltage output waveform. The reason may be due to
the nonsaturated operation of some of the transistors which
causesasignaldistortion.Someoftheelectrical
characteristics of the 3-stage GaAs operational amplifier
are summarized in Table 4.1. Weobtained a total power
dissipation of 0.46 W with Vdd = 5 V and Vss = - 5 V power
supplies. For a range of input DC voltages of - 0.1 V to 0.1
V, the output voltage swing varies in the range of - 3.7 v
to 3.4 V which allows for a suitable pulse response with a
rise and a fall time of 0.1 nsec in the simulation, using
the new self-backgating MESFET model.However,diodeDC
voltage drop in the interstage level shifters as well as
transistor mismatchesin the differential amplifiers are
very sensitive functions of the DC bias or theoperating
points of the transistors.Wealso obtained output DC
voltage(V0) to the power supply voltage sensitivities such112
as a Vo to Vss sensitivity of - 1.4 V/V and a Voto Vdd
sensitivity of 1.4 V/V.
4.3THE RESULTS AND DISCUSSION
We have developed a three-terminal self-backgating GaAs
MESFET model and have used a high-speed GaAs operational
amplifier asalinear IC design vehicle to verify low
frequency characteristics observed in GaAs amplifiers. The
low frequency range in the fabricated GaAs amplifier by
TriQuint Semiconductor is about 0 to 300 Hz.The utility of
the new self-backgating MESFET modelis demonstrated by
simulation of and comparison to measured data of the 3-stage
GaAsamplifier'sACresponse,transientresponse,and
oscillator characteristics.
In the PSPICE circuit simulations using this new model,
we have obtained high-speed amplifier performancesfora
open-loop gain of Av = 35 dB and a gain bandwidth product of
ft = 4 GHz in the high frequency region. The lower high-
frequency gain is due to a lower ratio of gm to gds of R =
13.6 which matches the actual transconductance values. As
shown in Figures 4.7 and 4.8, the measured data of this GaAs
amplifier corresponds to the model data exceptasmall
discrepancy in the low frequency region (DC - 300 Hz). The
reason may be due to higher hysteresis andoscillations in
the low frequency region.113
The results of simulation by the self-backgating model
also corespond to the measured characteristics in the output
current lag,frequency dependent gain roll-off and phase
notch, and power supply voltage sensitivities in this GaAs
amplifier.In particular, output current lag with the time
constant of1.6 msec in the time domain and high low-
frequency gain of about 50 dB in the frequency domain were
both predicted and observed. The phase characteristic has an
80 degree margin around fb = 1.5 GHz high is suitable and
normalfor operationalamplifier operation without high
frequency instabilities. The total power dissipation of 0.46
W has been obtained both in the measurement and in the
simulation.
We have achieved excellent AC characteristics that are
acceptable for a high-speed GaAs amplifier. However, high DC
bias sensitivities due to input transistor mismatches and
diode voltage differences in the level shifters are apt to
limit this GaAs amplifier's performance. Also, this opamp
design is meaningful in that the availability of LSI GaAs
circuits has been tested using 27MESFET's larger than
previous SSI opamps. This new self-backgating MESFET model
can be used to simulate GaAslinear integrated circuit
designs. Also, this GaAs amplifier can be used as a corecell
toextendanalogcircuitapplicationssuchasactive
filters, phase-locked loops, and A/D and D/A converters.114
CHAPTER 5
CONCLUSIONS AND SUGGESTIONS FOR FUTURE WORK
5.1ACHIEVEMENTS
The objectives stated on page 8 have been successfully
fulfilled. The main contributions[1-5] made throughout the
course of this study can be summarized as follows:
1.We have presented channel/substrate junction modulation
as theessentialphenomenainafloating backgating
MESFETincludingdeep-leveltrapeffectsatthe
channel/substrate interface. A new self-backgating GaAs
MESFET modelhasbeendevelopedwhichisableto
simulate low frequency anomalies and to provide device
symmetry in GaAs integrated circuit simulations.This
allowsanew analyticalI-Vcharacteristicequation
whichisquite differentfrompreviousmodelsand
implies a low EL2 concentration in the semi-insulating
GaAs substrate for minimal low' frequency anomalies.
2.Describing the depleted charge in thechannel/substrate
junction which affects the capacitances,Cgs and Cds,
as functions of Vds and Vgs,theanalytical capacitance
modelhasbeendevelopedfromthe spacecharge
distribution with two asymmetrical depletion regions in
the linear, saturation, and pinch-off regions. This is
necessarytoprovideaccuratevoltagedependent
capacitances over a wide range of bias conditions for
linear and microwave circuit design.115
3.By including the channel/substrate junction modulation
due to deep-level traps(EL2) and the Fermi-level pinning
at the Schottky gate junction, an analytical GaAs MESFET
subthershold current model has been proposed to describe
the physical mechanisms of a conventional GaAs MESFET
subthreshold conduction. Analysis shows that the channel
mobile charge gradient caused by the applied voltages
gives lateral diffusion current as the main conduction
mechanism of the subthreshold current in the pinch-off
region.
4.By incorporating a second order Bessel filter function
as a group delay function into PSPICE, S-parameterphase
errors between previous models and measured datain
conventionalGaAsMESFET'shavebeenreducedby
including a transit time delay in the transconductances,
gm and gds, in this well defined self-backgating MESFET
model. In particular, the important item, S21 phase, can
be described accurately by transit time delay associated
with the Schottky gate and the self-backgating in the
high frequency regime at different bias conditions.
5 To demonstrate a utility of the self-backgating MESFET
modelforlinear GaAsICdesign, a3-stageGaAs
amplifier has been designed and also has been fabricated
by a conventional half micron MESFET technology. This
broadband GaAs amplifier has not only higher frequency
performance, but also low gain due to low gm,large
offset voltages,and circuit anomalies such as output116
current lag, frequency dependent gain roll-off and phase
notch, and large power supply voltage sensitivities.
5.2CONCLUSIONS
What follows are some conclusions of the work described
in this thesis:
1. Sinceasidegatingeffectcanbecontrolledby
separating device-to-device spacings by more than 1 gm
for 1 V applied voltage on the layout or by isolation
techniquesintheprocess,aself-backgatingeffect
which accounts for channel/substrate junction modulation
becomes essential in modeling a conventional GaAs MESFET
foraccuratepredictionofGaAsIC'sperformance.
Analysis shows thattransconductance variation,
Gm(f)/Gm(0),duetotheelectronemissionfromEL2
inthedepletion width changeattheedgeofthe
Schottkygatejunction, isnegligibleatroom
temperature. The output conductance variation,
Gds(f)/Gds(0), arisesmainly from the channel/substrate
junction which is a self-backgating effect which reduces
effective channel length 2.5 times more at the high
frequency than at the low frequency. The value of output
conductanceis1.33mS inalow frequency range of
DC to 300 Hz and is 3.30 mS for the high frequency range
for a GaAs MESFET with W = 300 gm and L = 0.5 gm. From
the output conductance variation, values of Rb = 1Gn
and Cb = 1.6 pF were obtained with a time constant of117
1.6 msec. The RC network consists of 2internal nodes,
whereone simulateslowfrequency anomaliesandthe
other one allows for the device symmetry by usinga
switching resistance(Rs)ofabout10 GO.Thedrain
current lag effect,thetransientlagofthedrain
current,is caused by the charging or discharging of
deep-level traps with multiple time constants at the
interface between the channel and the semi-
insulating substrate.Theseseriesoflowfrequency
anomalies can be reducedby using a low EL2
concentration semi-insulating GaAs substrate. Therefore,
for the optimal device design in a conventional GaAs
MESFET technology,thereisatrade-off between the
processing complexity, which might be a low yield and a
highcost,andtheEL2minimizationwhichcan be
achieved by theheattreatmentandtheuseofthe
epitaxial layer on the semi-insulating GaAs substrate.
2.A new 3-terminal self-backgating GaAs MESFET model has
been developed with a frequency dependent I-V curve and
voltage dependent capacitance model.Theresultsof
simulation by this model correspond to the measured
characteristics in the frequency dependent
transconductance and output conductance, drain current,
and hysteresisin the saturation regionas wellas
describethe voltage dependenceofthecapacitance.
Lower hysteresis and a higher saturation current in the
AC curve (100 KHz) as compared to the DC curve (0.1 Hz)118
arebothpredictedandobservedatthesaturation
region. The voltage dependent c(v Vds) and Cgd(Vgs,
Vds)comparisons show good agreement between measured
data and computed model data with a uniform channel
doping concentration of 3 x 1016 cm-3, EL2 concentration
of i x 1016cm-3
,and a channel depth of 0.1 gm except
in the high drain voltage saturation region for fitting
Cgd(Vgs, Vds). The reason may be the rapid reduction of
charge variation in the high voltage drain end.This
capacitance analysis can be used to reduce error more
than in Larson's case[15] by including the
channel/substrate junction charge modulation. This self-
backgating MESFET model which provides accurate voltage
dependent capacitances, and transit time delay dependent
transconductances can be used to simulate low frequency
effectsin GaAs linear integrated circuit designin
conventional MESFET technology.
3. Furthermore,foracomplete GaAs MESFET model,an
analytical subthreshold modelhas been developedand
scattering parameter dependence on a transit time delay
in a self-backgating GaAs MESFET model is described for
MMIC design. The GaAs MESFET subthreshold
characteristics havebeenanalyzedwith aself-
backgatingeffect including deep-level traps and Fermi-
level pinning at the Schottky gate junction to develop
an analytical model. This analysis gives the exponential
relationship forIsubvs.Vgsduetothechannel119
electroncharge gradientandthenearlylinear
relationshipforIsub vs. Vdsduetothethreshold
voltage dependence on Vds. The subthreshold conduction
region has been defined as the regime of lateral current
flow from the threshold voltage(Vt) down to the onset
of gate voltage at which the subthreshold current(Isub)
begins to increase due to a drift current. The slope of
log(Isub) vs. Vgs in the model yields 9 at 300 K which
correspondstothatofmeasureddatawhichis7.
Thismodelcanbeusedtosimulatethelow
current characteristics of conventional GaAs MESFET's.
The previous phase and magnitude errors in S-parameter
can be eliminated by incorporating a transit time delay
of 4 psec in the self-backgating model. For both bias
conditions at Vgs = 0 V, Vds = 2.5 V and Vgs = - 0.5 V,
Vds = 4.0 V, there are nodiscrepancies between measured
S-parameters extracted using AC simulation in PSPICE.
The measured data for S21 and S12 is more sensitive than
that of S11 and S22 to bias voltage changes. Therefore,
the inclusion of transit time delay which accounts for
the delay under the gate and the self-backgate gives a
better fit to the data and, in particular, can match S21
phase with minimal error which is hard or impossible to
achieve unlessa time delayisincluded.A GaAs AC
nonlinearlarge-signalmodelbasedontheself-
backgating MESFET model has been developed. In the time
domain, AC large signal characteristic comparisons show120
good agreement between measured data and simulated model
data. With the drain voltage of 2.5 V and the input
signalat the gate which is a sinusoidal wave with a
magnitude of 2 V and a frequency of 1 MHz, both measured
data and simulated data have nonlinear
characteristicsinthetimedomain,which meanthe
harmonic distortionsin the frequency domain. Also, the
2 x 2 matrix expression in terms of internal variables,
Vgs and Vds, are analyzed in the frequency domain. As a
convenient method for extracting S-parameters,anew
circuit configuration can be used to evaluate microwave
characteristics of MESFET's for MMIC design.
4.The utility of the new self-backgating MESFET model is
demonstrated by simulation of and comparison to measured
data of a 3-stage GaAs operational amplifier for linear
GaAs IC applications. In the PSPICE circuit simulations
usingthismodel,wehaveobtainedamplifier
performances for the open-loop gain at high frequencies
of Av = 35 dB and a gain bandwidth product of ft = 4 GHz
with a ratio of gm to adsof R =13.6 which matches the
-
measureddata.Measured dataofthisopampinthe
frequency domain corresponds to the model data except
for a small discrepancy at low frequencies.This may
come from higher hysteresis and oscillations in the low
frequency region. Output current lag in the time domain
and high low-frequency voltage gain in the frequency
domain are both predicted and observed asanomalies121
of GaAsamplifiers.We have obtainedatotalpower
dissipation of 0.46 W with VDD = 5 V and Vss = - 5 V
power supplies. For a range of input DC voltages of -
0.1 V to 0.1 V, the output voltage swing varies in the
range of 3.7 V to 3.4 V which allows for a suitable
pulse response with a rise and fall time of 0.1 nsec.
The simulation results of the GaAs amplifier by this
model correspond to the measured characteristics in the
output current lag,frequency dependent gain roll-off
and phase notch,andlargepowersupplyvoltage
sensitivities.
5.3SUGGESTIONS FOR FUTURE WORK
In the GaAs MESFET modeling and circuit applications
areas,therearemanymoreadvancedresearchforthe
improvement of device characteristics and for development of
highperformancecircuits. What follows are some
suggestions for future work that could be investigated.
1. Allof theexisting GaAs MESFET modelareeither
completely empirical models or analytical models, such
as theself-backgatingMESFETmodelwhichusethe
assumptionsof uniformdopingconcentrations and
constant low field mobility in the channel. Therefore,
moreadvancedGaAs MESFETmodelsareneededwhich
include nonuniformly doped impurity profiles andmore
accurately describe the carrier transport in the active
region for accurate conventional GaAs MESFET models.122
2.As discussed in chapter 3,the developed analytical
capacitance modelisa charge-based model including
channel/substratejunctionmodulationdueto the
presence of EL2 in the substrate and can
overcome inaccuratevoltagedependentcapacitancein
previous models.Sincethedepletedchargeinthe
channel including deep-level traps is time dependent, a
non-quasi static capacitance model has to be considered
for accurate transient analysis.
3.Traps dominate many aspects of GaAs MESFET behavior.
Deep-level flaws at the surface and channel/substrate
interfaces have to be investigated to solve noise and
performance problems in conventional GaAs MESFET's. Low
frequency anomalies dependence on temperature and the
use of distributed resistive and capacitive networks for
accuratesemi-insulatingmodels
interesting research areas.
4.Based on the self-backgating MESFET model, which has
been verified by both prediction and observationin
GaAs opamp'sanomalies,analogGaAsIC'sdesign
strategiesare presented in chapter 4. The realization
of moreadvancedprecisionanalogGaAsIC'sisof
considerableinterestforawiderangeofsample-
analog applications including switched-capacitor
filters, transversalfilters,phase-locked loops,A/D
converters, and D/A converters.
arerecommendedas123
5.Developing the EL2 optimization techniques to reduce low
frequencyanomaliesmightbeusefulforthehigh
performanceofconventionalGaAsMESFET's.Also,an
interfaceoflinear,microwave,andopticalcircuit
modules willbe animportant factorfor thesystem
insertion of GaAs integrated circuits.124
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